Lab 5 5-Stage Pipeline Processor

TA-黃威淳


s094398.cs10@nycu.edu.tw

Notice

- <u>Lab 5 討論區</u>
- Lab 5 is **team work**

Overview

- Implement the datapath of 5-Stage Pipeline Processor as below
- You can refer to lab4 for additional details (mux, control signals, etc)
 - Appendix



Attached file

TODO

- Lab5Code
 - Adder.v
 - ALU_Ctrl.v
 - alu.v
 - Decoder.v
 - Forwarding.v
 - Hazard_detection.v
 - Imm_Gen.v

- MUX_2to1, 3to1.v
- Shift_Left_1.v
- Pipeline_CPU.v
- IFID_register.v
- IDEXE_register.v
- EXEMEM_register.v
- MEMWB_register.v
- Validate the correction of your implementation
 - Please follow the readme.txt (Lab5 need to run in UNIX-like operating system)
- Testcase
 - Lab5Answer/testcase_for_compile.txt

Pipeline register

- Pipeline stage
 - IF: Instruction fetch from memory
 - ID: Instruction decode & register read
 - EX: Execute operation or calculate address
 - MEM: Access memory operand
 - WB: Write result back to register

IF/ID pipeline register ID/EXE pipeline register **EXE/MEM** pipeline register MEM/WB pipeline register

To hold information produced in previous cycle


Pipeline register

```
Hint: (Clock Positive triggered)
always@(posedge clk_i) begin
.
. // Code HERE
.
end
```

Forwarding unit


- Solving data dependency
 - Dependency detection and control
- You need to implement forwarding unit to follow the Data Forwarding

Control Conditions




Hazard detection unit

- Solving Load-Use data hazard
- You need to implement Hazard detection unit to follow the condition



Branch Hazard

- Move branch decision from MEM to ID
- You also need to implement flush



NOP instruction

NOP Instruction

31		20 19	15 14	12 11	7 6	0
	imm[11:0]	rs	l fu	nct3 rd	opcod	e
	12	5		3 5	7	
	0	0	A	DDI 0	OP-IM	M

The NOP instruction does not change any architecturally visible state, except for advancing the pc and incrementing any applicable performance counters. NOP is encoded as ADDI $x\theta$, $x\theta$, θ .

Testcase

- Lab5Answer/testcase_for_compile.txt
- In all case, initially
 - o mem[16] = 2
 - All registers = 0

Case 8 : (medium)

addi x2,x2,6 addi x0,x0,0 slli x2,x2,1

result: x2 = 12

Case 11 : (Advanced)

lw x1,16(x2) add x3,x2,x1

result:

x1 = 2, x3 = 2

Case 1 : (Basic)

addi x1, x0,50 4 nop addi x2, x0, 18 4 nop sub x3, x1, x2 4 nop add x4, x1, x3 4 nop or x5, x1, x4 4 nop and x6, x2, x4 4 nop

result:

x1 = 50; x2 = 18; x3 = 32; x4 = 82; x5 = 114; x6 = 18;

Testbench

- This script cannot run in Windows
- Put your .v file in Lab5Code

\$ chmod +x ./lab5TestScript.sh && ./lab5TestScript.sh

```
testcase 1 pass
testcase 2 pass
testcase 3 pass
testcase 4 pass
testcase 5 pass
testcase 6 pass
testcase 7 pass
testcase 8 pass
testcase 9 pass
testcase 10 pass
testcase 11 pass
testcase 12 pass
testcase 13 pass
Basic Score:30
Medium Score: 40
Advanced Score:30
Total Score: 100
```

************* CAS ise 13 Answer : C = 132	SE 13 *****	*****					
ita Memory =	Θ.	θ,	θ,	Θ,	2,	Θ,	0, 0
ita Memory =		0,	0,	Ö,	ō,	0,	0, 0
ita Memory =		θ,	θ,	Θ,	0,	0,	0, 0
rta Memory = gisters	Θ,	θ,	θ,	0,	θ,	θ,	0, 0
) = 0, R1), R7 = 0		4, R2 =	0, R3 =		5, R4 =	0, R5 =	0, R6 =
= 0, R9 , R15 = 0		0, R10 =	0, R11 =		0, R12 =	0, R13 =	0, R14 =
6 = 0, R1 , R23 = 0		0, R18 =	0, R19 =		0, R20 =	0, R21 =	0, R22 =
4 = 0, R2 , R31 = 6		0, R26 =	0, R27 =		0, R28 =	0, R29 =	0, R30 =
ur :							
= X							
ita Memory =	0,	Θ,	0,	Θ,	2,	Θ,	0, 0
ta Memory =		θ,	0,	Θ,	Ō,	Θ,	0, 0
ta Memory =	Θ,	Θ,	Θ,	Θ,	Θ,	Θ,	Θ, Θ
ta Memory = gisters	θ,	θ,	θ,	θ,	0,	θ,	0,
= x, R1 , R7 = x		x, R2 =	x, R3 =		x, R4 =	x, R5 =	x, R6 =
= x, R9 , R15 = x		x, R10 =	x, R11 =		x, R12 =	x, R13 =	x, R14 =
6 = x, RI		x, R18 =	x, R19 =		x, R20 =	x, R21 =	x, R22 =
			207		y R28 =	y R29 =	x, R30 =
		x, R26 =	X, K2/ =		X) NEO -	A) NES -	.,

Appendix

• Lab4 datapath

