

EC605

Simin Zhai

1. a) These lines could store: $16 \times 8 = 128$
 $128 \div 64 = 2$ elements

2 integers.

b) $A[i][j]$, repeatedly referenced during the time of i changing from 0 to 40

c) Spatial locality is the tendency for data with address near the current piece of data we are working with to be needed soon. i and j again exhibit spatial locality. Because they would be located near each other in the array.

3.

a) We know that the block size can be determined by looking into the offset bits.

In this question we have 4 offset bits (4-0).

therefore we have 2^4 or 16 words in a block. (Basic binary Problems)

b) The Index is 5 bits.

therefore the cache has $2^5 = 32$ blocks.

c) Each block has 32 bytes of data. = 256 bits. + 22 bits tag information + 1 valid bit.

Address	Index	offset	Hit/Miss	Replace?	Final Value
0x00	00000	0000	M	N	N
0x04	00000	0000	M	N	N
0x10	00000	0000	M	N	N
0x84	00000	0000	M	N	N
0xE8	00100	00101	M	Y	Y
0xA0	00111	10101	M	N	N
0x400	00101	00101	M	N	N
0x1E	00100	00101	M	N	N
0x8C	00000	10101	M	N	N
0xE1C	00000	00000	M	Y	Y
0xB4	00100	00000	M	Y	Y
0x884	00101	00000	M	Y	Y

the time of D changing
with address near the
beac

4 clock rate = $1 / 1$ hit time.

$$P1: 1 / 0.66ns = 1.5152 GHz$$

$$P2: 1 / 0.90ns = 1.1111 GHz$$

$$AMAT = Hit Rate * Hit time + Miss Rate * Miss time$$

$$P1 = (92\%) (0.66ns) + (8\%) (70ns) = 6.21ns$$

$$P2 = (1 - 6\%) (0.90ns) + 6\% (70ns) = 5.06ns$$

$$\frac{0.06 \times 70}{0.1}$$

$$\# \text{ Miss Cycles} = (IC) (Memory Access Freq) (Miss Rate) (Miss Penalty)$$

$$\text{Miss Cycles} = (IC) (Memory Access Freq) (Miss Rate) \left(\frac{\text{Main Memory Access}}{1 \text{ Hit Time}} \right)$$

$$\text{Total Cycles} = (1.0) (IC) + \text{Miss Cycles}$$

$$CPI = \frac{\text{Total Cycles}}{IC}$$

$$\text{CPU Times with stalls} = (IC) (CPI) (Clock Cycle) = (IC) (CPI)$$

for P1

$$(1 \text{ Hit Time})$$

$$\text{Miss Cycle} = IC \times (0.08) \times 70$$

$$\rightarrow \text{Total Cycles} = 1.0 \times IC + \text{Miss Cycles} = 4.0545 \times IC$$

$$\rightarrow CPI = \text{Total Cycles} / \text{Instruction Count} = 4.0545$$

$$\rightarrow \text{CPU Time with stalls} = IC \times CPI \times \text{clock cycle} = IC \times CPI \times 1 \text{ Hit Time}$$

$$= IC \times 2.6760ns$$

P2 is the same way to calculate.

Then I got
P1 is faster.

tendency for data with address near the
 a we are working with to be needed soon
 spatial locality
 the array

File: /home/siminz/Desktop/new file

- e) hit ratio = $\frac{4}{12} = 33\%$
 f) $\langle 00100, 0010, \text{mem}[176] \rangle$
 $\langle 00101, 0000, \text{mem}[160] \rangle$
 $\langle 00000, 0011, \text{mem}[202] \rangle$
 $\langle 00111, 0009, \text{mem}[224] \rangle$

32
 data

5. a) Sets = $48 \times 4 / 2 \times 4 \times 3 = 8$ 8 sets. 2 ways. 2 words. block.
 tag width : $64 - 6 = 58$ bit

data fields = $8 \times 8 = 64$ bit

	Tag	Index	offset	result	set	Word	Word	Word
b) 0x03 0000 0011	0	0	3	M	0(0)			
0x04 1011 0100	2	6	4	M	2(6)			
0x2B 0010 1011	0	5	3	M	0(5)			
0x02 0000 0010	2	7	6	M	2(7)			
0xBE 0011 1110	1	3	0	M	1(3)			
0x58 0101 0000	2	7	7	M	2(7)			
0xBF 1011 1111	0	1	6	M	0(1)			
0x0E 0000 1110	0	3	7	M	0(3)			
0x1F 0001 1111	2	6	5	M	2(6)			
0xB5 1011 0101	2	7	7	M	2(7)			
0x13 1011 1111	2	7	2	M	2(7)			
0x1A 1011 1010	0	5	6	M	0(5)			
0x2E 0010 1110	3	1	6	M				
0xCE 1100 1110	3							3(1)

7	Address	Result (H, M, PF)
	0x123D	M
	0x08B3	H
	0x265C	H
	0x871B	M H
	0xB2E6	PF
	0x3140	H
	0xC049	PF

TLB: (Note: Values are in base-10)

Valid	Tag	PP#	LRU
1	1	13	3
1	7	4	1
1	3	6	2
1	2	14	4

Page Table:

Index	Valid	Physical Page or On Disk
0	1	5
1	1	13
2	1	14
3	1	6
4	1	9
5	1	11
6	0	Disk
7	1	4
8	0	Disk
9	0	Disk
10	1	3
11	1	12

File: /home/siminz/Desktop/new file

6. A 36 bit address can address 2^{36} bytes in byte addressable machine. Since the size of a page is 8K bytes (2^{13}), the number of addressable page is $2^{36} / 2^{13} = 2^{23}$.

Still
be
the
answer

5. — C)

	Tag	Index	offset	result	way
0x03 0000 0011	0	0	3	M	0 (3)
0xB4 1011 0100	5	5	3	M	5 (0)
0x2B 0010 1011	1	2	2	M	5 (1)
0x02 0000 0010	5	7	0	M	3 (0)
0xBE 1011 1110	2	6	3	H	2 (4)
0x58 0101 1000	5	7	2	M	0 (5)
0xBF 1011 1111	0	3	3	M	3 (7)
0x0E 0000 1110	0	3	1	H	1 (2)
0x1F 0001 1111	5	5	3	H	2 (3)
0x35 1001 0101	5	6	3	M	4 (1)
0x1F 1011 1111	5	2	2	M	0 (5)
0xB4 1011 1010	1	3	2	M	2 (3)
0x2E 0010 1110	6	3	2	M	3 (2)
0x0E 1100 1110					