

FPGA Based Convolutional Encoder for Reliable Communication

Name	USN
Jasmine Jevita Dsouza	4SO24EC048
Jeevan R	4SO24EC051
Karthik	4SO24EC057


Problem Statement

Reliable data transmission over noisy communication channels is challenging due to errors introduced by noise and limitations in efficient hardware implementation. There is a need to design a hardware-efficient system that improves transmission reliability using error-control coding, with support for modulation techniques in system-level design.

Objectives


The main objective of this project is to design and implement a convolutional encoder using FPGA to improve reliable digital communication over noisy channels. The system converts parallel input data into serial data for proper transmission. Convolutional encoding is applied to introduce redundancy and reduce transmission errors. BPSK modulation is considered to convert binary data into a transmittable signal. An AWGN channel is also included to model noise conditions and evaluate system performance under practical communication environments.

- The XOR gate in our design performs only the required logical operation for convolutional encoding. Since it is a fundamental combinational element, no separate optimization technique was applied to it in this project.




XOR Gate

Convolutional Encoder



BLOCK DIAGRAM

Convolutional Encoder



GITHUB repository details

The screenshot shows the GitHub interface for the repository 'FPGA-based-convolutional-encoder-for-reliable-communication' by user 'JasmineJevita'. The repository is public and has 0 stars, 0 forks, and 0 watchers. The main branch is 'main'. The repository contains a README, a LICENSE, and a 'src' directory. The 'src' directory has a recent commit 'Update Mux 2:1' 29 minutes ago. The repository also has 41 commits in total. The 'About' section indicates no description, website, or topics are provided. The 'Releases' section shows no releases published and a link to 'Create a new release'.

Navigation bar: <> Code, Issues, Pull requests, Actions, Projects, Wiki, Security and quality, Insights, Settings

Repository: FPGA-based-convolutional-encoder-for-reliable-communication (Public)

Buttons: Pin, Watch 0, Fork 0, Star 0

Branches: main (1 Branch), 0 Tags

Search: Go to file

Buttons: Add file, <> Code

File	Commit	Time
Docs	Add files via upload	11 minutes ago
Testbench	Update MUX 2:1	28 minutes ago
src	Update Mux 2:1	29 minutes ago
LICENSE	Initial commit	18 hours ago
README.md	Initial commit	18 hours ago

Buttons: README, Apache-2.0 license

About: No description, website, or topics provided.

Readme, Apache-2.0 license, Activity, 0 stars, 0 watching, 0 forks

Releases: No releases published, [Create a new release](#)

<https://github.com/JasmineJevita/FPGA-based-convolutional-encoder-for-reliable-communication.git>

PLANNING

- Start date :March 12 2026
- End date: May 2 2026

Research papers from IEEE:

- On 13th March each member started searching for the topics related to error control coding using FPGA.
- From 13th to 14th March everyone started to search for application based topic according to the problem statement and “**FPGA Based Convolutional Encoder for Reliable Communication**” topic was selected.
- From 16th March everyone in the team started to search the concepts used in the topic mentioned above.
- Everyone was assigned to search 1 or more research papers before 27th March and had at least one paper each, so everyone had searched for the paper.
- Jeevan R was assigned to find block diagram before 5th April and ws submitted prior.

- On 17th April documentation work was split between the team members.
- The actual work started on 18th of April and deadline was given on 2nd May before 4:00 pm.
- Chapter 1 and block diagram was assigned to Karthik
- Chapter 2 focusing on research paper and simulation in Simulink was done by Jeevan R.
- Chapter 3 and 4 which consists of analysing block diagram and identification of leaf cell, codes for those leaf cell was done by Jasmine Jevita Dsouza .
- And all these work assigned to each of them was done according and submitted on time (prior).
- The was done completely as assigned (work completed).

Karthik:

Chapter 1: Introduction and Chapter 2: Block and Architectural diagram (in powerpoint)

Completed his work by May 02 2026

Jeevan R:

Chapter 2 and mux leaf cell (along with main code and testbench code)

Block diagram

Completed the work by May 02 2026

Jasmine Jevita Dsouza:

Chapter 3 and testbench code simulation

Leaf cells

Architectural diagram

Completed work by May 02 2026.