

# FPGAs in Industrial Control Applications

Eric Monmasson, *Senior Member, IEEE*, Lahoucine Idkhajine, *Member, IEEE*,  
 Marcian N. Cirstea, *Senior Member, IEEE*, Imene Bahri, *Student Member, IEEE*, Alin Tisan, *Member, IEEE*, and  
 Mohamed Wissem Naouar, *Member, IEEE*

**Abstract**—The aim of this paper is to review the state-of-the-art of Field Programmable Gate Array (FPGA) technologies and their contribution to industrial control applications. Authors start by addressing various research fields which can exploit the advantages of FPGAs. The features of these devices are then presented, followed by their corresponding design tools. To illustrate the benefits of using FPGAs in the case of complex control applications, a sensorless motor controller has been treated. This controller is based on the Extended Kalman Filter. Its development has been made according to a dedicated design methodology, which is also discussed. The use of FPGAs to implement artificial intelligence-based industrial controllers is then briefly reviewed. The final section presents two short case studies of Neural Network control systems designs targeting FPGAs.

**Index Terms**—Artificial intelligence (AI), design methodology, design tools, extended Kalman filter (EKF), field programmable gate array (FPGA), industrial control applications, neural networks (NNs), sensorless motor controller, system-on-chip (SoC).

## I. INTRODUCTION

NOWADAYS, to make the difference on the market, new industrial control systems have to be highly performing, very flexible and reliable. At the same time, the cost is a key issue. In order to reduce it, time-to-market has to be shortened, the price of the controller device has to be low and its energy consumption, as well as one of the controlled systems reduced. This cost reduction is even more challenging, given that these new industrial control systems must be based on ever increasing sophisticated control algorithms, which need a lot of computing resources and reduced execution time. To cope with all these challenges, designers can rely on more and more mature digital electronics technologies, which now come along with friendly software development tools. To implement efficient real-time industrial control systems, designers have the choice between two main families of digital device technologies.

Manuscript received February 17, 2011; accepted February 21, 2011. Date of publication March 24, 2011; date of current version May 06, 2011. Paper no. TII-11-064.

E. Monmasson and I. Bahri are with the Systèmes et Applications des Technologies de l'Information et de l'Energie (SATIE), University of Cergy-Pontoise, 95031 Cergy-Pontoise, France (e-mail: eric.monmasson@u-cergy.fr; imene.bahri@u-cergy.fr).

L. Idkhajine is with the Laboratoire d'Electrotechnique et d'Electronique de Puissance (L2EP), Ecole Nationale d'Arts et Métiers (ENSAM), 59046 Lille, France (e-mail: lahoucine.idkhajine@ensam.eu).

M. N. Cirstea and A. Tisan are with the Department of Computing and Technology, Anglia Ruskin University, Cambridge CB1 1PT, U.K. (e-mail: marcian.cirstea@anglia.ac.uk; Alin.Tisan@anglia.ac.uk).

M.-W. Naouar is with the Laboratoire des Systèmes Electriques (LSE), National Engineering School of Tunis (ENIT), 1002 Tunis, Tunisia (e-mail: wissem.naouar@enit.rnu.tn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TII.2011.2123908

The first family is based on a pure software platform. The associated devices are microcontrollers and Digital Signal Processor controllers (DSP controllers). These components integrate a performing microprocessor core along with several peripherals which are necessary to control the targeted system in real-time and to communicate with the industrial environment. The difference between microcontrollers [1] and DSP controllers [2] is, for a given surface of silicon, the ratio between the processing unit and the communication and control peripherals. The microcontrollers include a general purpose 16-bit or 32-bit Reduced Instruction Set Computer (RISC) core and a wide variety of peripherals, while DSP controllers integrate a high performing processor core based on an hardware accelerator computing block (Multiply and Accumulate Arithmetic Logic Unit MAC ALU) and few peripherals. However, the limits between these two concepts are vanishing since the RISC unit of microcontrollers is more and more powerful and the number and the types of peripherals in DSPs are increasing. The main advantages of this approach are the maturity of these technologies, the quality of the associated development tools as well as their low price. The main limitations are the difficulty to take advantage of the potential parallelism offered by the control algorithm to be implemented and, as a consequence, the limitation of the performance in terms of throughputs and achievable bandwidth.

The alternative family of available digital devices for implementing industrial control systems is the Field Programmable Gate Arrays (FPGAs) technology [3]. These devices consist of predesigned elementary cells and interconnections that are fully programmable by the end user to build specific hardware architectures that match the requirements of the final targeted application.

The variety of the designed FPGA-based controllers is large. As shown in Section II, current FPGAs allow the implementation of efficient 32-bit RISC processors. As a consequence, FPGAs can be first viewed as programmable microcontrollers where designers can combine one or several RISC processors with dedicated peripherals and computing hardware accelerators. From this perspective, and due to their ever increasing density, modern FPGAs can be seen as true System-on-Chip (SoC) digital platforms. At the other end of the range, designers can also design pure specific hardware architectures for stringent applications in terms of performance. Thus, the design and real-time implementation of control loops with sampling frequency above one MHz is now possible, thanks to this approach, as well as the implementation of massive parallel treatments.

Like microcontrollers and DSPs, FPGAs were born in the 80s and are now a mature technology. FPGA design tools are also very friendly. As mentioned before, FPGAs are suited for high-speed demanding applications. Indeed, designers can de-

velop a fully hardware architecture which is dedicated to the control algorithm to implement. Hence, by preserving the potential parallelism of the algorithm, the resulting hardware architecture allows matching the expected processing speed specifications. The main limitation of this technology is the cost. FPGAs are still more expensive compared to their DSP and microcontroller competitors, although this claim has to be revised. Indeed, an FPGA may be more expensive than a microcontroller but not the cost per implemented function. Another drawback concerns the difficulty to integrate within current FPGAs mixed Analog/Digital peripherals like A/D and D/A converters. Once again, this limitation is vanishing with the recent introduction on the market of FPGAs that integrate A/D converters [4].

The success of a recent Special Section devoted to the use of FPGAs into Industrial Control Systems [5], [6] has demonstrated great research interest into this technology.

Indeed, the ceaseless increasing density of FPGAs, along with their high degree of flexibility, pushed designers to use them for controlling a large range of industrial applications. The most significant are now reviewed.

#### A. FPGA-Based Controllers for Embedded Industrial and Robotic Applications

Automotive and aircraft embedded systems are very challenging applications for digital electronics [7]. For these systems, safety is of prime importance. Thus, in [8] and [9], authors have proposed several techniques to tackle this issue and enhance the reliability of the FPGA-based controllers.

Another aspect of safety is the possibility for vehicle manufacturers and their suppliers to cope with the obsolescence of critical embedded systems. Electronic devices have now a very limited lifetime and it is mandatory to still find in the market fully secure FPGA-based Intellectual Property (IP) modules to replace them when they are no longer available [10]. The current trend for modular architecture within the FPGA-based embedded controller has also pushed designers to reinforce Intellectual Property by the use of sophisticated encryption techniques [11]. Another concern for automotive and aircraft embedded systems is the design and real-time implementation of high data rate and reliable protocols for in-vehicle networks such as FlexRay or SpW [12], [13].

Regarding handheld embedded systems, the key issue is the reduction of power consumption [14], [15]. The notion of power budget is now considered during the design process. In this field, several studies have evolved. In [16], a deep understanding of the source of power consumption and guidelines for its minimization are presented. FPGA devices are also welcome for managing the communication distributed applications via the efficient real-time Ethernet protocol [17], [18].

Finally, it has to be mentioned that FPGAs are highly appreciated in the field of robotics. Sensor-based construction of efficient geometric structures via the generalized Voronoi diagram (GVD) have been implemented with success in FPGAs for mobile robots [19], [20]. In [21], a coarse-grain parallel deoxyribonucleic acid (PDNA) algorithm for optimal configurations of an omnidirectional mobile robot with a five-link robotic arm is presented. In [22] and [23], examples are presented of FPGA-based controllers for haptic and teleoperation robots.

#### B. FPGA-Based Controllers for Power Electronics and Drive Applications

A detailed analysis of the benefits of using FPGA-based controllers in power electronics and drive applications can be found in [24]. Just the salient features of this analysis are reminded here. Nowadays, the more limiting factor of current or voltage control loop of a power converter is the limitation of the switching frequency due to switching losses. Thus, the choice of the sampling frequency is most of the time conditioned by the maximum available switching frequency. Based on this analysis, two different groups can be identified.

- High demanding applications.

- Constrained switching frequency applications.

This first group concerns applications where the use of FPGA-based controllers is mandatory due to stringent constraints in terms of time or parallelism.

The parallelism constraint case concerns the control of static converters where power is distributed in order to reduce the stress of the power switches. In these cases, concurrency is high since several power channels have to be driven in parallel. A good example of highly parallel operations can be found in [25], where a combined multiphase multilevel (five phases, five levels) Space Vector Pulse Width Modulation (SVPWM) strategy was implemented with success in a low-cost FPGA.

The time constraint case concerns applications where the sampling frequency is very high (at least equal or above 100 kHz) like for low voltage switch mode power supplies (SMPS). For such applications, the used switching frequency is equal or above 1 MHz FPGA-based controllers are in this case mandatory [26]–[28].

Another high demanding application concerns hardware and power Hardware-In-the-Loop applications (HIL). In [29], authors present a FPGA-based real-time digital simulator of a three-level 12-pulse Voltage Source Inverter (VSI) fed induction machine drive. It is worth to be mentioned that the VSI model is computed at a fixed time-step of only 12.5 ns, allowing a realistic representation of the IGBT nonlinear switching characteristics and power losses.

The second group consists in applications where sampling is not critical due to switching frequency limitation. For this kind of application, the use of a software-based controller is possible. However, even in this case, using FPGA can be of great interest since this way control processing time can be drastically reduced, up to a fraction of the sampling period. This speed has an immediate influence on the quality of the control performance, especially when direct control is chosen [30]. Thus, the behavior of the proposed digital controller is very closed to its analog counterpart. Besides, due to the ever increasing density of the FPGA components, one can now implement complex algorithms within a few microseconds. A sensorless controller based on the Extended Kalman Filter (EKF) will be discussed later on (Section III) to illustrate this trend. Other improvements gained through the controller's speed are the following.

- *The reduction of complexity:* In [31], a simple fault tolerant controller for wind energy conversion systems is presented. It is based on the combination of time and magnitude thresholds which allows reducing significantly the time for default detection (less than 10  $\mu$ s), where standard

solutions need at least one quarter of the fundamental period.

- *Synchronization between the current sampler and the PWM carrier.* In [32], an FPGA-based implementation of a Switched Reluctance Motor (SRM) current control without anti-aliasing filters is presented. Indeed, by choosing to sample current in the center of a symmetrical modulation, an exact measure of the average current is obtained without any additional filter.
- *Shared control resources:* It consists in controlling several similar plants with a unique controller. Thus, in [33], authors have proposed an FPGA-based controller that is able to control up to 4 AC-drives with a sampling period of only 50  $\mu$ s. Other interesting multi-axis controllers are given in [34].
- *Oversampling strategies* which are mainly used for improving the quality of the measurement of quantities. For instance, in [35], authors present a quasi-ideal direct measuring of the mean value of the current feedback.
- *Adding of new control functionalities:* From this perspective, a real-time processing extension that naturally comes to mind is the implementation of a predictive control strategy like the one presented in [34] for synchronous motor drives. Another exciting challenge is the addition of health-monitoring processing. Very promising works have already been proposed for SMPS applications, like in [36], where an online identification strategy through cross correlation was successfully implemented. In the same vein, diagnosis algorithms can also be implemented. To this purpose, [37] and [38] have proposed wavelet-based diagnosis algorithms for induction motor broken-rotor-bar detection, and fault detection and classification in transmission lines, respectively.

This paper aims to explain the importance of FPGA-based solutions in the design of industrial control systems. Section II recalls the main features of the available FPGA technologies. Then, in Section III, an in-depth of a complex FPGA-based controller example is treated. It consists in a FPGA-based sensorless controller for synchronous motor using an EKF. All the steps of the design are described and comparisons are given in terms of software and hardware implementations. Section IV is devoted to review Artificial Intelligence-Based FPGA Systems. There is a growing interest especially for implementing Artificial Neural Networks (ANNs) into FPGAs, mostly because of their inherent parallelism. Section V presents two case studies: a highly compact PWM generator and an electronic nose. Finally, conclusions and future trends are given in Section VI.

## II. PRESENTATION OF FPGAS

Since their first introduction to the market in 1985 by the Xilinx Company, FPGA hardware technologies have attracted an always increasing interest and have significantly disrupted the early digital development process trends. Indeed, these devices belong to the so called semi-custom Application Specific Integer Circuits (ASICs). The latter low cost devices consist of predesigned (by the manufacturer) elementary cells and interconnections that can be programmed and interconnected by the user. This has the credit to allow rapid-prototyping solutions and make the design process more flexible and cheaper. This is not




Fig. 1. Generic structure of an FPGA.

the case for full-custom ASICs, which are manufactured for a specific application and cannot be user (re)programmable.

### A. Generic Structure of an FPGA

As presented in Fig. 1, the basic structure of an FPGA consists of a sea of Logic Blocks (LBs), an interconnection network and configurable I/O blocks. Because of their very high level of integration, the recent FPGA devices also include memory blocks, hardwired DSP blocks, clock manager blocks, and communication blocks [41]. Depending on the expected function to implement, each LB is configured to perform combinatorial and/or sequential operations. For the combinatorial operations, a set of Lookup Tables (LUTs) are included. This is the same for the sequential operations with a set of D-Flip-Flops. An LB is also able to perform a local storage function (distributed RAM memory), shift register (SR), multiplexer, and adder/subtractor operations. The interconnection network is also programmable by the user so as to interconnect as many LBs as necessary.

On the other hand, the internal structure of LBs differs from an FPGA family to another. For this reason, a normalized FPGA density metric has been accepted. Indeed, a common Logic Cell (LC) has been defined. It consists of a 4-bit LUT, a D-Flip-Flop, a carry chain (for arithmetic operations) and a multiplexer, [39]–[42]. Fig. 2 presents the evolution of FPGAs in terms of density (i.e., number of the available LCs) since 1985. The waveform has been obtained after a comparison of the commercialized FPGA devices within each year. The configurable I/O blocks allow the interfacing between the internal architecture and the external environment.

In order to optimize FPGA resources, hardwired DSP blocks (arithmetic blocks) including multipliers, adders and accumulators are included. For the same purpose, memory blocks (RAM, ROM, Flash RAM) are also integrated. The integrated clock manager blocks allow the management of the clocking resources. They are commonly based on Phase-Locked-Loops (PLLs). The latter support several features such as frequency multiplication and division, propagation delay compensation and phase shift correction. The current FPGA devices also include communication blocks that consist generally of




Fig. 2. Evolution of the FPGA density.




Fig. 3. Evolution of the FPGA process copper technology.

transmission and reception buffers. Various communication protocols are supported, including, among others, USB, Ethernet, CAN, PCI, SPI, and I2C protocols.

To provide high integration density, high-speed and low-power consumption, FPGAs have been the subject of a considerable progress in terms of copper process technology. Recent devices are now reaching down to 40 nm copper process (28 nm has been recently announced by Xilinx and Altera vendors) [39], [40]. Fig. 3 shows the evolution of the process technology since 1985.

The internal structure, the operating mode and the configuration of these FPGA elements differ depending on the device family and technology. There are various configuration technologies including, SRAM, EPROM, EEPROM, Fuse, Anti-fuse, and Flash technologies. Because of their popularity, only the SRAM and the Flash technologies will be discussed.

Besides the evolution of these FPGA technologies and in order to meet flexibility and high integration capability, the novel FPGA devices give the possibility to implement an increasing diversity of cores. Indeed, in addition to the previously presented FPGA cores, as it will be discussed afterwards, FPGAs can integrate one or several processors and even analog peripherals [45]–[53]. They are then considered as System-On-Chips (SoCs) or System-on-Programmable-Chips (SoPCs) solutions.

### B. FPGA Internal Technologies and Architectures

1) *SRAM-Based FPGAs*: The configuration of an SRAM-based FPGA is entirely made using a set of dedicated SRAM blocks. These blocks are organized as a specific configuration layer. This programming strategy is volatile and a reconfiguration of the devices is required after the device is switched off. The most popular SRAM-based FPGA families




Fig. 4. SRAM-based SPARTAN-6 FPGA.




Fig. 5. SRAM-based CYCLONE-4 FPGA.

are Xilinx and Altera families, [39], [40]. Among the commercialized FPGA devices, one can stress the high performance VIRTEX (Xilinx) and STRATIX (Altera) FPGAs and the low cost SPARTAN (Xilinx) and CYCLONE (Altera) FPGAs. In the field of industrial control applications, cost is a key issue. As a consequence, the low cost families are preferred. Thus, only the latest Xilinx SPARTAN-6 and Altera Cyclone-4 FPGA families will be presented.

*Xilinx SPARTAN-6 FPGA*: As shown in Fig. 4, this SRAM-based FPGA incorporates a sea of Configurable Logic Blocks (CLBs) and an interconnection network [39]. Roughly speaking, each CLB is equivalent to 12.8 LCs. A CLB contains a pair of slices, the SLICEX and SLICEL/SLICEM. Each slice can be configured to perform combinatorial functions using four 6-bit LUTs and sequential functions using eight D-Flip-Flops. The SLICEM can also be configured to perform a distributed RAM block for data storage [39]. Consequently, there are 50% of SLICEX, 25% of SLICEM and 25% of SLICEL inside the SPARTAN-6 device (see Fig. 4).

*Altera CYCLONE-4 FPGA*: The structure of the Cyclone-4 FPGA is presented in Fig. 5. In this case, the logic cells are named Logic Elements (LEs). Roughly speaking, each Altera FPGA LE is equivalent to one LC.

The LEs are gathered in 16-group blocks called Logic Array Blocks (LABs). A LE consists of a 4-bit LUT that can perform either combinatorial or arithmetic operations and a D-Flip-Flop for sequential operations. The interconnection blocks are organized in two levels: local interconnection network and global network [40].

Table I presents some important specifications regarding the SRAM-based FPGAs (SPARTAN-6 and CYCLONE-4). It indicates the maximum available characteristics depending on the FPGA series.



TABLE I  
SRAM-BASED FPGA—SOME SPECIFICATIONS

	SPARTAN 6	CYCLONE 4
Number of LCs	<b>147443</b> (11519 CLBs)	<b>150000</b>
I/Os	<b>576</b>	<b>532</b>
DSP blocks	<b>180 DSP blocks</b>	<b>360 Multipliers</b>
Clocking performances: PLL output frequency range	<b>400-1080 MHz</b>	<b>600-1300 MHz</b>
Memory size (RAM, ROM)	<b>6179 Kb</b> (RAM blocks and distributed RAM)	<b>6480 Kb</b> (RAM blocks)
Process technology	<b>45 nm</b>	<b>60 nm</b>




Fig. 6. Flash-based fusion FPGA.

TABLE II  
FLASH-BASED FUSION FPGA—SOME SPECIFICATIONS

	Fusion
Number of VersaTiles	<b>Up to 38.5 K</b>
Number of I/Os	<b>Up to 252</b>
DSP blocks (arithmetic blocks)	<b>0</b>
Clocking performances: PLL output frequency range	<b>350 MHz</b>
Memory size (RAM/FIFO, ROM, Flash)	<b>270 Kb (RAM); 1 Kb (ROM); 8 Mb (Flash)</b>
Process technology	<b>130 nm</b>

2) *Flash-Based FPGA*: In the case of Flash technology, the configuration is based on flash connections that keep the configuration state when the power is off. Each connection contains two transistors that share a floating gate and stores the programming information [4]. This technology is the most useful technology in aircraft and space systems since it guarantees the configuration against the Single Event Upset (SEU) radiations. In the proposed survey, the Actel Fusion Flash-based FPGA is presented. Its internal logic cells consist of Versa Tiles (VTs). The latter can implement either a combinatorial (3-bit LUT) or a sequential (D-Flip-Flop) functions. Fig. 6 gives an overview of the Fusion FPGA structure.

Table II highlights some of the internal resources and performances of the described Flash-Based Fusion FPGA.

### C. FPGA System-on-Chip (SoC) Trends

1) *Processor Unit*: As mentioned in the introduction, SoC approaches present new design features allowing the combination of software and hardware designs. Two categories of processor cores are considered, the “nonsynthesizable” cores and the “synthesizable” cores.

The nonsynthesizable (also called hard processor cores) have a custom VLSI layout (in dedicated silicon) that is integrated within the FPGA. As a general rule, a hard processor core offers higher clock speeds with less flexibility. For example,

Altera provides an ARM9 processor core embedded in its EPXA10 series that is marketed as an Excalibur device [40]. The Xilinx Virtex-5 integrates also a hardwired Power PC 440 processor cores on-chip [39]. Recently, Actel has proposed the first hardwired Cortex-M3 processor core integrated into its Fusion FPGA family [4].

The synthesizable (Soft cores), such as Altera’s Nios II, Xilinx’s MicroBlaze processors and Actel’s ARM7 or Cortex-M1, use existing FPGA logic cells to implement the processor core. The particularity of such approach is the flexibility that allows the designer to configure and specify the number, the types of peripherals, the memory width. However, these cores have slower clock rates.

2) *Analog Peripherals*: In addition to the processor unit, Actel’s Fusion family offers a new level of integration by allowing designer to implement a mixed signal treatment (analog and digital). It integrates a 12-bit programmable Successive Approximation Register ADC (SAR-ADC). The Smart Fusion device integrates two ADCs. These features make this FPGA SoC device suitable for control applications [44].

3) *Multiprocessing Architectures in a Single Chip*: In case of complex digital applications, very high/demanding performance can be achieved via the use of heterogeneous multiprocessing architectures in a single chip (MPSoCs). Indeed, such alternative provides high level of scalability compared to monolithic cores, in particular in terms of power and performance [45]–[48]. Important issues in MPSoC design are the communication infrastructure and task mapping. In fact, most of these complex designs are based on dedicated channels or shared buses due to their low cost. Unfortunately, scalability is restricted by serialization for multiple bus access requests. A promising approach for this issue is the Networks on Chip (NoCs) concept. The latter provides reusability, well-controlled global wire delay and efficient global communication [48]–[52]. In this context, the use of a system language like System C can be of interest. This allows simulating the complete multiprocessor system and the communication strategy at the cycle-accurate and signal-accurate level.

For these applications, the embedded Real-Time Operating System (RTOS) becomes essential. In fact, RTOS offers a rich set of services which provides a basic support to the application and represents in a great part the way in which software is safely reused in an embedded system. Examples of used RTOS are Embedded Linux, MicroC/OS-II [53]. Table III presents a comparison between several SoC solutions: a standard DSP controller device, a PowerPC hard core, a Cortex-M1, and NIOS II/f soft core.

### D. Design Tools

In parallel to the FPGA features’ evolution, the design tools have become mature as well. Today, FPGA vendors provide a fairly complete set of tools that allow high quality design process starting from the hardware description, using VHDL or Verilog languages, to the final bitstream generation [39]–[42]. A simplified synoptic of the FPGA design process is presented in Fig. 7.

Generally, design tools include hardware design and verification tools (VHDL/Verilog editor, synthesizer, place/route and

TABLE III  
FEATURES OF PROCESSOR CORES FOR SoCs [4], [39], [40], [64]

Features SoC	Xilinx Virtex-5	Actel Fusion 1	Altera Startix III	Texas Instruments
CPU	PowerPC 440	Cortex-M1	NIOS II/f	DSP C28x
Frequency (MHz)	400	60	290	150
Bit Number	32 b	16/32 b	32 b	32 b
Pipeline stages	RISC superscalar 7-stage pipeline	RISC, 3-stage pipeline	RISC, 6-stage pipeline	DSP, 8-stage pipeline
Multiplier	Hardware 32x32 multiplier (single cycle)	Synthesizable 32x32 multiplier (3 cycle for standard multiplier and 33 cycle for small multiplier)	Hardware 32x32 multiplier (single cycle)	Hardware 32x32 multiplier (single cycle)
ADC	Mode	SAR -12b		Pipeline-12b
	Rate	600 Ksps		12.5 Msps
	pipeline	30		16
Logic cells Usage		4353	1020	
Synthesizable	No	Yes	Yes	No
Configurability	++	++	++	--
Performance	++	+	+	++

Legend: ++ good; + Moderate; -- Poor




Fig. 7. Simplified synoptic of the FPGA design process.

physical implementation tools), vendor libraries in addition to simulation and debugging tools.

Some examples are the Integrated Software Environment (ISE) tools from Xilinx, Quartus tools from Altera, and Libero Integrated Design Environment (LiberoIDE) tools from Actel. All of them provide flexible and complete design features with additional associated tools for simulations (e.g., ModelSim tools) and for debugging (e.g., ChipScope tools from Xilinx).

Furthermore, to suit SoC trends, FPGA vendors provide software development tools (editor, compiler, assembler, linker and debugger), software vendor IPs and processor customization tools. For example, Xilinx provides Embedded Development Kit (EDK) platform, Altera provides Embedded Design Suite (EDS) platform and Actel provides SoftConsole platform. Fig. 8 presents a standard design flow for developing SoC applications.

This design flow consists of two main procedures: the software design flow and the hardware design flow. It offers a user-friendly interface that allows the designer to customize the processor for a specific project. After its configuration, the processor core is generated in the form of an HDL file (in the case of Altera and Actel tools) or a netlist file (in the case of Xilinx




Fig. 8. Typical FPGA SoC design flow.

tools). Then, this file can be associated to custom user logic and integrated within the hardware design flow to be synthesized, placed and routed. The FPGA can be configured with the resulting bistream file. Then, the program which will be integrated on the soft processor cores can be compiled with the associated library files and C header files. A C/C++ compiler targeted for this processor is also provided for the development system.

### III. FPGA-BASED DESIGN OF AN INDUSTRIAL CONTROLLER CASE STUDY: SENSORLESS MOTOR CONTROLLER BASED ON AN EKF

FPGA technology allows the development of hardware architectures within a flexible programmable environment. This feature gives the designer an additional degree of freedom compared to software implementations based on microcontrollers and DSPs [42], [43]. This is because FPGAs are outperforming these software solutions by exploiting the inherent parallelism of the algorithm. Consequently, the designer can develop a hardware architecture that is fully dedicated to the algorithm to implement. Thus, the execution time is drastically reduced. Regarding an industrial control application, the reduction of the execution time makes the control quasi-instantaneous. The control bandwidth is then enhanced. On the other hand, the development of a dedicated hardware architecture can be seen as intuitive and not adapted to the implementation of more and more complex controllers. This is the reason why the use of a well-structured design methodology is quite important. Such a methodology should consist of a set of steps and rules to be followed in order to make the design process more manageable and less intuitive.

In this section, the FPGA-based design of an industrial controller is discussed. In order to show the benefit of using FPGA for complex controllers, a sensorless motor controller is presented. This controller uses an EKF to estimate the rotor speed and position of the used synchronous motor. This development is made according to the design methodology, [42]–[44], overviewed in Fig. 9.

The particularity of this methodology consists in providing a top-down design process that starts from the preliminary system specification to the final experimental validation. In addition, a




Fig. 9. FPGA-based controller design methodology.

notable distinction between the development of the algorithm and its digital implementation is made. This distinction has the credit of making the algorithm totally independent of the used digital device. For instance, once the developed algorithm is achieved, either a hardware solution (FPGA) or a software solution (DSP) can be chosen. Furthermore, this distinction can lead to a separation between the needed designer qualifications. For example, the algorithm development may be realized by control engineers and the FPGA development by a microelectronics expert.

From a more technical point-of-view, the proposed design methodology includes optimization assumptions that ought to be achieved so as to adapt the algorithm complexity to the available FPGA resources. As it will be discussed later, this optimization is done during the algorithm development process and during the FPGA architecture development one. For the first case, this consists in reducing the computational cost of the algorithm (reduction of the number of processed operations). As for the second case, this consists in studying the data dependency of the algorithm and finding out the potential factorizations that lead to the use of a minimum of operators that process a maximum of operations. This optimization can be achieved by applying for example the so-called Algorithm Architecture Adequation (A<sup>3</sup>) methodology [30].

#### A. Preliminary System Specification

In this first step, the preliminary specification of the whole sensorless control application is made. To this aim, a hardware specification and an algorithm benchmarking are achieved.

The hardware specification consists in choosing, depending on the load conditions, the AC motor to be controlled and the appropriate power supply system. In addition, the sensors, the digital control unit and the ADC interfaces are defined. The algorithm benchmarking consists in choosing the control strategy and in specifying the sensorless method. In the proposed application, the controlled AC drive consists of a salient Synchronous Motor (SM) fed by a Voltage Source Inverter (VSI). The sensorless controller is based on an (EKF which estimates the rotor




Fig. 10. Sensorless control system.

position and speed [55]–[63]. An overview of the implemented control system is presented in Fig. 10. The EKF estimation is based on the normalized d-q stochastic system model (relations 1–3). This model is derived under the “infinite inertia” hypothesis [55]–[63]

$$\begin{aligned} \dot{x}_n &= f(x_n, u_n) + w \\ y_n &= H \cdot x_n + v \end{aligned} \quad (1)$$

$$\begin{aligned} x_n &= \begin{bmatrix} \frac{i_{sd}}{I_B} & \frac{i_{sq}}{I_B} & \frac{\omega_e}{\omega_B} & \frac{\theta_e}{\theta_B} \end{bmatrix}^T; \\ u_n &= \begin{bmatrix} \frac{v_{sd}}{V_B} & \frac{v_{sq}}{V_B} \end{bmatrix}^T; \\ y_n &= \begin{bmatrix} \frac{i_{sd}}{I_B} & \frac{i_{sq}}{I_B} \end{bmatrix}^T \end{aligned} \quad (2)$$

$$\begin{aligned} f(x_n, u_n) &= \begin{bmatrix} \frac{-R_s}{L_{sd}} \cdot i_{snd} + \frac{L_{sq}}{L_{sd}} \cdot \omega_B \cdot \omega_{en} \cdot i_{snq} \\ \frac{-R_s}{L_{sq}} \cdot i_{snq} - \left( \frac{L_{sd}}{L_{sq}} \cdot i_{snd} + \frac{M_{sr} \cdot I_{rnd}}{L_{sq}} \right) \cdot \omega_B \cdot \omega_{en} \\ 0 \\ \frac{\omega_B}{\theta_B} \cdot \omega_{en} \end{bmatrix} \\ &+ \begin{bmatrix} \frac{V_B}{I_B \cdot L_{sd}} & 0 \\ 0 & \frac{V_B}{I_B \cdot L_{sq}} \\ 0 & 0 \\ 0 & 0 \end{bmatrix} \cdot u_n; \quad H = \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 0 & 0 \\ 0 & 0 \end{bmatrix}^T \end{aligned} \quad (3)$$

where  $f$  and  $H$  are the state space and the output matrices.  $x_n$  is the normalized state-space vector.  $u_n$  and  $y_n$  are, respectively, the normalized system input and output vectors.  $(i_{sd}, i_{sq})$  and  $(v_{sd}, v_{sq})$  are, respectively, the d-q stator currents and stator voltages.  $(L_{sd}, L_{sq})$  are the stator inductances and  $R_s$  is the stator resistance.  $\theta_e$  and  $\omega_e$  are, respectively, the rotor position



TABLE IV  
EKF ALGORITHM

Prediction Step	
$\hat{X}_{nk/k-1} = f_d(\hat{X}_{nk-1/k-1}, u_{nk-1})$	(5)
EKF Compensator	
Jacobian matrix :	$F_{dnk} = \left. \frac{\partial(f_d)}{\partial x} \right _{x=\hat{x}_{nk-1/k-1}}$ (6)
Covariance matrix prediction :	$P_{nk/k-1} = Fd_{nk} \cdot P_{nk-1/k-1} \cdot Fd_{nk}^t + Q$ Initial condition $P_0$ (7)
Kalman gain calculation :	$K_{nk} = P_{nk/k-1} \cdot H^t \cdot (H P_{nk/k-1} H^t + R)^{-1}$ (8)
Updating covariance matrix :	$P_{nk/k} = P_{nk/k-1} - K_{nk} H P_{nk/k-1}$ (9)
Innovation step	
$\hat{X}_{nk/k} = \hat{X}_{nk/k-1} + K_{nk} (y_{nk} - H \hat{X}_{nk/k-1})$	(10)

and speed.  $V_B, I_B, \omega_B, \theta_B$  are the base values for normalisation.  $n$  is the normalization index. The model and measurement disturbances are statistically described by the zero-mean Gaussian noises  $w$  and  $v$ , respectively, characterized by covariance matrices  $Q$  and  $R$ . In the following, the EKF basics will be presented. To start with, relation (4) gives the discrete-time stochastic state-space model of the observed system.  $f_d$  is the discrete-time state-space matrix and  $k$  is the sampling index. Table IV summarizes the EKF equations

$$\begin{aligned} x_{nk} &= f_d(x_{nk-1}, u_{nk-1}) + w_k \\ y_{nk} &= H \cdot x_{nk} + v_k. \end{aligned} \quad (4)$$

The implemented stator current controller is based on antiwindup PI regulators [30], [54]. This PI controller calculates the d-q voltage references according to the measured and reference currents. After a coordinate transformation, the three-phase voltage references are processed. Then, the used Carrier-Based Pulsewidth Modulation (CB-PWM) generates the PWM signals for the VSI. The speed controller is made up using a Proportional-Proportional Integral (P-PI) regulator that is deeply studied in [54]. As far as rotor current is concerned, a hysteresis controller and a buck converter have been implemented in order to maintain the rotor current equal to a constant value [30]. The voltage interface aims to generate the three-phase stator voltages after a multiplication of the per-unit voltages (from the controller) by the measured DC link voltage.

### B. Algorithm Development

The algorithm development process consists of a set of steps during which the designer makes the functional validation and prepares the algorithm for digital implementation.

1) *Modular Partitioning*: The modular partitioning consists in dividing the whole sensorless algorithm into independent and reusable modules with different levels of granularity. For the chosen example, the extracted modules are those presented in Fig. 10.

2) *Continuous-Time Functional Validation*: Once the control system is designed and the algorithm partitioning is made, a continuous-time (s-domain) functional simulation is achieved using Matlab/Simulink tools. This step is aimed to simulate and verify the functionality of the complete control system.

3) *Digital Realization*: During this step, the first task consists in achieving a digital synthesis of the aimed closed control loop. Two approaches are considered, the direct synthesis approach and the digital redesign approach. The first one consists in configuring the controller and synthesizing the used regulators in a fully discrete-time z-domain. The redesign approach consists in synthesizing regulators in the continuous s-domain and then making the convenient transformation to the discrete-time domain (ZOH, Tustin, Euler). The speed and current regulators have been synthesized using the redesign approach using the Tustin transformation. The EKF has been synthesized using the direct synthesis approach but its prediction module is based on the redesigned system model. For the latter, the Euler transformation method is used. The chosen sampling frequency is set to 10 KHz. The obtained digital controller and observer can be considered as digital filters that are now to be realized. Their structures are then specified (direct form, cascade form, transpose form ...).

The following task is the choice of the fixed point data format. This choice can be made in two stages [65]. The first one is the choice of the fixed-point format of the coefficients by studying the stability of the closed-loop. The second stage concerns the choice of the fixed-point format for the variables. To this purpose, the limit-cycle at steady state and the signal-to-noise ratio are both considered.

A simpler but more intuitive method for choosing the fixed-point format is by trial-and-error fixed-point simulations. Indeed, the designer can develop the fixed-point model and then make a comparison with the floating point initial model. The format that leads to a minimum quantification error is then maintained. Another and still more intuitive way to choose the format is the use of Matlab/Simulink fixed-point tool. At the end of each simulation, this tool collects information about the processed data and displays their maximum, minimum values. It also indicates when overflows occur. Then, these data ranges help designer to choose the appropriate fixed point format.

In the proposed application, the  $s[22Q20]$  fixed-point format is used for the EKF estimation, the  $s[17Q16]$  format for the speed controller and the  $s[13Q12]$  format for the current controller. This representation is labelled as  $s[(i+f)/Qf]$  for signed data.  $(i+f)$  is the total data size,  $i$  is the number of bits of the integer part and  $f$  is the number of bits of the fractional part.

4) *Algorithm Optimization*: As mentioned before, an optimization is to be performed in order to reduce the number of operations. This optimization is quite mandatory in the case of the FPGA solution since the size of the developed architecture is conditioned with the complexity of the algorithm. For instance, a complex control algorithm, where many greedy operations like multiplications have to be processed, needs a rigorous and smart simplification without losing the required performance.

In order to illustrate the importance of optimizing the complexity of the developed algorithm, the matrix-based Kalman



TABLE V  
COMPLEXITY OF THE KALMAN COMPENSATOR

	Initial Kalman compensator	Optimized Kalman compensator
Multiplications	318	149
Additions	244	107
Subtractions	16	11
Inversions	1	1




Fig. 11. Validation of the EKF estimation of the (a) speed and (b) position.

compensator is focused on (Table IV). Assuming that  $P_{k/k-1}$  and  $P_{k/k}$  are symmetrical and  $Q$  and  $R$  are diagonal, such matrix treatment can be replaced advantageously by scalar treatment with a significant reduction of the number of operations and processed variables [63]. This is clearly demonstrated by the Table V, where the complexity in terms of arithmetic operations is evaluated. However, depending on the available hardware resources, the obtained complexity could remain inadequate to the FPGA implementation. As a result, an optimization of the FPGA-based architecture is also required. This point will be discussed during the FPGA-based architecture design.

5) *Discrete-Time and Fixed-Point Simulation*: After having developed the aimed digital control algorithm and having specified the suitable sampling frequency and the FWL, the designer has to make a final functional verification by simulating the developed algorithm in the discrete-time and fixed-point domain with the help of Matlab/Simulink tools. In the case of the chosen example, the obtained simulation results are shown in Fig. 11, where the waveforms of the measured and estimated rotor speed and position are given.

### C. FPGA-Based Architecture Design

In the case of having chosen the FPGA target to implement the developed algorithm, the designer initiates the development of the corresponding FPGA-based architecture. To make the design process less constraining, an interesting solution consists in generating automatically the FPGA-based architecture from Matlab/Simulink, using dedicated toolboxes proposed by FPGA manufacturers [66]. However, in case of complex algorithms, this solution can lead to unoptimized architecture that may be inadequate to the available FPGA resources. This is the reason why, in the proposed design methodology, the designer has to develop and code himself the FPGA-based architecture with the help of the following steps (Fig. 9).

1) *Architecture Optimization— $A^3$  Methodology*: The optimization of the FPGA-based architecture is based on the  $A^3$  methodology. Presented in [30], the latter consists in studying the parallelism of the algorithm so as to find the potential factorization. The aim is to use a minimum of operators that process a




Fig. 12. Developed DFG and FDFG.




Fig. 13. Developed FDFG—factorization of a thicker grain operator.

maximum of operations. Two graphical representations are introduced: the Data Flow Graph (DFG) and the Factorized DFG (FDFG). This last includes specific nodes called, F (“Fork”), J (“Join”), D (“Diffuse”) and I (“Iterate”). These nodes are used to delimit the factorization borders [30].

By studying the optimized EKF algorithm (EKF compensator), it has been observed that the treatment is based on an elementary Dot-Product function (relation 11) that is used several times. Then, the  $A^3$  methodology can be applied

$$o(t) = x_1(t) \cdot y_1(t) + x_2(t) \cdot y_2(t) + x_3(t) \cdot y_3(t). \quad (11)$$

Fig. 12(a) shows the DFG of the developed Dot-Product. The multiplications can be performed in parallel mode which is not the case of additions. Thus, the factorization process can be applied to the multiplier operator and the obtained FDFG is presented in Fig. 12(b). Since this function is used several times, the EKF compensator can also be factorized. The obtained FDFG is then presented in Fig. 13.

2) *Architecture Design*: According to the obtained FDFG, the FPGA-based architecture is designed by replacing the FDFG nodes (F, J, and I) by their corresponding operators. Thus, the




Fig. 14. Example of a designed FPGA architecture.




Fig. 15. Functional validation of the FPGA-based sensorless controller.

node F is replaced by a multiplexer, J and I replaced by registers. The hardware architecture of each of the developed modules (according to the adopted partitioning) is then composed of a data path and a control unit that are both synchronized with the global clock signal. The data path contains the used operators and data buses between them. The treatment scheduling is ensured by the control unit which is a simple Finite-State Machine (FSM). The latter is activated via a Start pulse signal. When the computation time process is over, an End pulse signal indicates the end of the treatment. As an example, Fig. 14 presents the FPGA architecture corresponding to the FDFG of Fig. 12(b).

3) *Functional Simulation*: After having developed the VHDL design, the simulation is started. ModelSim tools have been used. The obtained simulation results can also be compared to those obtained during the Matlab/Simulink environment. Fig. 15 shows the results obtained for the presented application.

4) *Design Synthesis and Time/Area Performances Analysis*: Once the global FPGA architecture is functionally validated, the next step is the analysis of the time/area performance. This is obtained after having synthesized the developed design (using

TABLE VI  
SYNTHESIS RESULTS FOR THE FULL FPGA-BASED SENSORLESS CONTROLLER

	Spartan 3E xc3s1600E	Spartan 6 xc6slx150	Virtex 2P xc2vp30	Virtex 6 Xc6vsx475
Max. clk Frequency	54 MHz	97 MHz	167 MHz	253 MHz
Global resources use	-45% (3688 CLB) -100% hw 18-bit multipliers	-5.8% (11519 CLB) -26 % hw 18- bit DSP blocks	-39% (3424 CLB) -38% hw 18- bit multipliers	-2.5% (37200 CLB) -2.5% hw 18- bit DSP blocks
$t_{ex\_min}$	5,130 $\mu$ s	3,214 $\mu$ s	2,873 $\mu$ s	2,712 $\mu$ s

the dedicated synthesis tools). This synthesis indicates the consumed FPGA resources and the maximum frequency of the operating clock. This maximum frequency allows the calculation of the global execution time.

Table VI summarizes the obtained synthesis results of the whole sensorless controller (including the EKF, speed, and currents regulators). From these results, the time/area performance is extracted. The minimum execution time is given. The data is listed for different FPGA device solutions including low-cost and high-performance Xilinx FPGAs.

#### D. Experimentation

1) *Hardware in the Loop (HIL) Validation*: In order to verify a first operating attempt, it is highly recommended to start the experimentation by the HIL validation. The latter can be considered as an intermediate between a fully computer-based development validation (simulation tools and FPGA design tools) and a fully experimental validation (actual system platform). The HIL procedure is carried out through a physical implementation of the developed FPGA-based architecture to be validated. The latter has to be associated with a real-time emulation of the plant. In addition, a communication controller has to be implemented in order to transfer the stimuli and the probed data. This communication is made with a Host-PC in which a comparison between the obtained HIL results and the simulation results is made.

The developed EKF-based sensorless controller has been implemented and associated with an emulated plant model (synchronous motor model, VSI model and the mechanical load model). Fig. 16 highlights the synopsis of the achieved HIL test.

When using a Xilinx FPGA target, the HIL procedure is made using the ChipScope analyzer [39]. The latter is used to probe the internal signals on one hand and to configure the design on the other hand. The data transfer is made using the JTAG interface. The obtained results are depicted in Fig. 17. The validation is then made by comparing them to the simulation results (Figs. 11 and 15).

2) *Experimental Validation*: The experimental validation has been achieved with the platform presented in Fig. 18. For experimental constraints, the used digital control unit is based on a Xilinx XUP Virtex\_2P board. The treatment is synchronized with a 50 MHz clock signal. The total execution time is then equal to 6  $\mu$ s. Fig. 19 presents the waveforms of the speed and




Fig. 16. HIL procedure.




Fig. 17. HIL validation of the EKF estimation.




Fig. 18. Prototyping platform.

position estimation. These experiments are carried out with a 800 W four poles synchronous machine.

#### E. System on Chip FPGA Design

For benchmarking reasons, we have also implemented the sensorless controller in software based on the synthesizable MicroBlaze [39] processor core. The Peripheral Local Bus (PLB) is used to connect this processor with the used peripherals (GPIO, timers, PWM, Interrupt controllers, user-defined data acquisition module...).

This software design is fully carried out using assembly macros and C-coded functions. To augment the ALU performance of these functions, the optional “hardware multiply” and




Fig. 19. Experimental results—waveforms of the (a) estimated speed and (b) rotor position.




Fig. 20. Timing diagram—Case of a full software sensorless controller.

“hardware divide” are included. The EDK tool automatically generates the memory map of the hardware platform and assigns default drivers to the processor and each of its peripherals. The execution routine of the proposed algorithm is depicted in Fig. 20.

The MicroBlaze is synchronized with a 100 MHz clock and the sampling period (interruption cycle) is set to 100  $\mu$ s. The execution time of the whole sensorless controller has been evaluated to 85  $\mu$ s. The area occupied by the design is 11 % of the used Virtex 5 XC5VLX50T FPGA. Note that external 12-bit ADCs are used for data acquisition. In order to make a comparison to a standard software solution, the same sensorless controller has been implemented in a TI TMSF2808 DSP device (100 MHz, 32 Bit, 12-bit ADC, 2  $\times$  16-bit multiplier, 16 Ko RAM memory, [64]). The same execution routine is preserved and the total execution time has been evaluated to 66  $\mu$ s [62]. The functions are fully C-coded. One can stress from the obtained timing results that standard software devices remain more adapted for a full software implementation. This is mainly due to the design tools that are more mature. The way of coding and the quality of the compilation tools are also determinant points.

For these reasons and in order to benefit from the flexibility of SoC approaches and the high control performance achievable with hardware designs, it is interesting to combine both software and hardware treatments. For this aim, it is highly recommended to adopt co-design methodologies so as to make an intelligent partitioning between the software treatment and the hardware treatment.

#### IV. FPGA CONTROLLERS BASED ON ARTIFICIAL INTELLIGENCE (AI)

Traditionally, mathematical models were developed to evaluate the functionality of global engineering systems. However, the practical development of each part of the system needs then to be addressed. This often involves the use of different software platforms, the design itself being developed in a different environment. Recent advances in CAD tools have brought closer the functional design description and its practical hardware implementation.

The use of modern Electronic Design Automation packages for electronic systems design facilitates easy implementation of complex control algorithms and Artificial Intelligence (AI) into hardware. Hence, a wide range of complex and intelligent controller designs have been recently developed, with applications in industry [67]–[71]. A significant number of them target FPGAs, due to the rapid prototyping features and the flexibility offered by FPGAs, especially through the recent availability of microprocessor or DSP cores, allowing hardware software co-design and implementation [72]. A relevant paper in this context deals with custom architectures for Fuzzy and Neural Networks controllers [73]. It presents efficient architecture approaches to develop controllers using specific circuits, using HDLs and synthesizing them to get the FPGA configuration bitstream. Some more specific areas using FPGAs for the implementation of complex controllers based on AI are highlighted next.

##### A. Neural Networks Implemented in FPGA

According to an European Network of Excellence (ENE) report [74], the future implementation of hardware neural networks is shaped in three ways: i) by developing advanced techniques for mapping neural networks onto FPGA; ii) by developing innovative learning algorithms which are hardware-realizable; and iii) by defining high-level descriptions of the neural algorithms in an industry standard to allow full simulations and fabrication and to produce demonstrators of the technology for industry. Such new designs will be of use to industry if the cost of adopting them is sufficiently low. Hardware-based neural networks are important to industry as they offer low-power consumption and small size compared to PC software and they can be embedded in a wide range of systems. Software libraries exist for traditional Artificial Neural Network (ANN) models (Matlab). The industry-standard form is however VHDL/Verilog or C++ parameterized modular code, allowing customization.

A wide range of research papers on Neural Networks based controllers were published in prestigious journals. Some were collated in special issues in the TRANSACTIONS ON INDUSTRIAL ELECTRONICS [75], [76]. An interesting trend, which confirms the ENE report [74], is given by the recent development and implementation results of a parameterized FPGA-based architecture for feed-forward multi layer perceptrons with backpropagation learning algorithm (FF-MLPs) presented in [77]. The proposed architecture makes possible native prototyping and design space exploration in hardware. Others papers [78], [79] exploit the learn ability of ANNs. Paper [78] presents an adaptive low-speed-damping controller for a stepper motor which re-

moves nonlinear disturbance at low speeds and paper [79] shows a self-tuning PID FPGA-based motion controller using RBF NN for a X-Y table.

##### B. Fuzzy Logic-Based Control Systems

Today, fuzzy logic-based control systems, or simply, *Fuzzy Logic Controllers* (FLCs) can be found in a growing number of products, from washing machines to speedboats, from air condition units to handheld autofocus cameras. The success of fuzzy logic controllers is mainly due to their ability to cope with knowledge represented in a linguistic form instead of representation in the conventional mathematical framework. Control engineers have traditionally relied on mathematical models for their designs. However, the more complex a system, the less effective the mathematical model.

FPGAs constitute an appropriate target for the implementation of fuzzy-logic controllers, facilitated by the flexibility of the design environment, enabling direct implementation of the circuit's abstract model. A high number of works have been published on fuzzy logic-based control systems. One paper presents a method employing hardware/software co-design techniques according to an "*a priori*" partition of the tasks assigned to the selected components. This feature makes it possible to tackle the control system prototyping as one of the design stages. In this case, the platform considered for prototyping has been a development board containing a standard microcontroller and an FPGA. Experimental results from an actual control application validate the efficiency of this methodology [80].

A paper, advocates a novel approach to implement the fuzzy logic controller for speed control of electric vehicle by using FPGA [81]. Another paper [82] presents an implementation of a FLC on a reconfigurable FPGA system, while a different paper explores the use of FPGA technologies to implement FLCs. Two different approaches are described. The first option is based on the logic synthesis of the Boolean equations describing the controller input-output relations. The second approach uses dedicated hardware to implement the fuzzy algorithm according to a specific architecture based on a VHDL cell library [83]. A FPGA-based fuzzy sliding-mode controller, which combines both the merits of fuzzy control and sliding-mode control, is proposed in [84], to control the mover position of a linear induction motor (LIM) drive to compensate the uncertainties including the frictional force. Paper [85] presents an H-bridge multilevel converter governed by an integrated fuzzy logic controller/modulator designed with VHDL and implemented in FPGA.

A design environment for the synthesis of embedded FLC on FPGAs, which provides a novel implementation technique, has been developed in [86]. It allows accelerating the exploration of the design space of fuzzy control modules, as well as a codesign flow that eases their integration into complex control systems. Even an FLC-based ant colony optimization (ACO) application has been proposed in [87] for improving design efficiency and control performance, as well as ACO hardware implementation.

##### C. Intelligent Data Acquisition Devices (DAQ)

Intelligent DAQ devices use National Instruments (NI) LabVIEW reconfigurable FPGAs to implement custom high-performance data acquisition on commercial off-the-shelf (COTS)



hardware. Instead of a predefined subset of DAQ functionality, the intelligent DAQ uses an FPGA-based system timing controller to make all analog and digital I/Os configurable for application-specific operation. By programming the FPGA, the custom high-performance DAQ tasks can easily be implemented. Additionally, because of the parallel architectures of FPGAs, the high-performance task implementation is achieved without performance degradation [88]. DMA provides a direct link for data on the FPGA to RAM on the host machine, improving data-logging efficiency and making data immediately available for analysis and visualization. This high-speed data transfer provides real-time visibility into parameters and variables within the FPGA.

Furthermore, adding an FPGA circuit to a DAQ platform interfaced by the NI Labview graphical system design tool gives the ability to perform early signal preprocessing and offers new valuable abilities like reconfigurability—first step towards a self reconfigurable device ready to respond in real time to any external or intrinsic changes [89]. On the other hand, Labview may be used as a graphical programming environment for FPGA targeted designs. The new LabVIEW FPGA environment enables application domain experts without prior knowledge of hardware description languages (HDLs) to program reconfigurable hardware devices. Such method is used in paper [90], illustrating how LabVIEW FPGA supports a flexible, reliable and cost-effective hardware design considering an ultra-high-speed control application with complex timing synchronization. Other applications may be found in paper [91], in which an isolated wind energy conversion system based on the cascaded H-bridge multilevel inverter topology is considered or paper [92] which presents a high-frequency radars controller designed in NI LabVIEW FPGA or even space applications as in paper [93]. A powerful combination of the parallel signal processing using neural networks implemented in FPGA with Labview as interface for an intelligent DAQ can be found in paper [94]. The output is an implementation of a neural network based estimator of the load machine speed for two-mass drive system on FPGA.

#### D. Evolvable Hardware

Evolvable hardware offers much for the future of complex system design. Evolutionary techniques not only give the potential to explore larger solution spaces, but when implemented on hardware allow system designs to adapt to changes in the environment, including failures in system components. Evolutionary algorithms have been developed and applied to intrinsic hardware evolution, aiming to produce an evolutionary system that can be readily implemented on COTS hardware. An FPGA-based controller for a mobile robot has been developed by Prof. Andy Tyrrell and his team at the University of York, U.K. The controller consists of lookup tables, which perform the mapping from sensor data to actuator, evolved using an effective evolutionary algorithm [95]. Paper [96] presents how a self-generated architecture may be used to buildup a secret physical cipher unit with dynamic security properties. Another application can be found in [97], where a runtime adaptable evolvable hardware classifier system is proposed or in [98], in which a FPGA based customizable general-purpose GA engine has been reported. A novel bioinspired self-test technique for the implementation of

evolvable fault tolerant systems, which mimics a Unitronic (unicellular electronic) artificial system, is presented in [99]. The system is implemented in FPGA like a bioinspired cellular array and made up of structurally identical cells with self-diagnostic and self-healing capability.

### V. NEURAL NETWORK-BASED FPGA SYSTEMS—CASE STUDIES

ANNs are specifically an interesting research field where FPGAs have been successfully used. Many recent publications ([9], [100]–[102]) consider the FPGA as an effective implementation solution of control algorithms for industrial applications. Hardware implemented ANNs have an important advantage over computer simulated ones by fully exploiting the parallel operation of the neurones, thereby achieving high speed of information processing.

#### A. Case Study 1: FPGA NN Hardware Implementation Algorithm Applied to Induction Motor Control

Some VLSI algorithms achieve efficient NN implementation. An algorithm for compact neural network hardware implementation, by using a combination of AND gates, OR gates, and Threshold Gates (TGs), leads to compact hardware structures. However, it cannot be used for direct FPGA implementation because TGs are not available in FPGA logic cells [103]. In order to minimize both ASIC and FPGA hardware implementation of ANNs composed of neurones with step activation functions, the solution is to treat each neurone as a Boolean function and to implement it separately. This leads to minimize the implementation complexity. The most useful property of such a Boolean function is that if its truth table is constructed as a matrix with as many dimensions as neurone inputs, then the truth table has only one large group of “1” and one large group of “0”. The solid group of “1” is not visible when the Gray codification is used and thus classical Quine–McClusky algorithms or Karnaugh maps cannot efficiently be used. The proposed algorithm [104] uses a different approach and generates a multilayer pyramidal hardware structure, where layers of AND gates alternate with layers of OR gates. The bottom layer consists of incomplete NOT gates, a structure to be optimized later by eliminating redundant logic gates groups.

However, the method is effective only when the numbers of inputs and bits on each input are low, otherwise a classical circuit may be more efficient. The algorithm itself contains three steps: ANN mathematical model digitization, conversion of the digitized model into a logic gate structure, and hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating optimized VHDL code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurones with step activation functions, it can be extended to sigmoidal functions.

The sample in Fig. 21 shows a neurone with 12 input weights and positive threshold level. The weights are sorted in descending order and a recursive implementation starts. The first three weights are larger than the threshold, so inputs 4, 7, 1 will drive an OR gate along with the subneurones built using





Fig. 21. Digital mathematical model to gate conversion.

Fig. 22. ANN structure and test bench for operation speed testing. **Angle**: analyzes the argument of current difference vector. **Position**: analyzes the argument and value of the voltage. **Control Signals**: generates three PWM binary outputs.

the other subgroups [105]. The algorithm was automated using C++ programs that generate a netlist description of the circuit, optimize it and then generate the VHDL code. In terms of the software, there is no limitation of the ANN size. The characteristics of the ANN are introduced in the C++ program as a matrix text file (.csv format). Thus, a feed forward ANN with three subnetworks (Fig. 22), generating the PWM switching pattern for an inverter, was designed [104].

In contrast with training algorithms, constructive ones determine both the network architecture and the neurone weights and are guaranteed to converge in finite time. The numerical values of all neurone weights and thresholds were calculated using a geometric constructive solution known as Voronoi diagrams. For this work, the complex plane is divided into triangular Voronoi cells. The master program allows user control over main parameters: i) number of Voronoi cells; ii) number of sectors dividing the  $360^\circ$  interval for argument analysis; iii) number of bits used to code the components of the two complex inputs; and iv) maximum fan-in for the VHDL logic gate model. The desired performance/complexity ratio is adopted. In this case, 5 bits to code each component of the two complex inputs gives enough precision (delays less than 100 ns), resulting in a total number of logic gates of 1329 on  $14 + 6 = 20$  layers, which fits Xilinx XC4010XL FPGA.

When the number of inputs and bits on each input is low (precision appropriate for drives), this method is more effective than




Fig. 23. Proposed method for hardware implemented ANN design.

a classical digital circuit design implemented in FPGA. For a high number of bits/controller inputs, the NN approach can be less effective than a classical circuit. The explanation is that in the NN approach the complexity of the resulting circuit raises exponentially with these numbers, whereas in a traditional approach, the complexity increases quadratically. The case study presented in this paper was implemented as part of an induction motor controller in a 10 000 gates equivalent FPGA, as opposed to a classical digital vector control circuit, for controlling the same motor, which uses 99% of a 40 000 gate equivalent FPGA [106].

### B. Case Study 2: FPGA NN-Based Electronic Nose

Another interesting example is related to neural networks design applied to an FPGA-based artificial olfactory system [107]. The method presented leads to the conceptual development of an extendable hardware implementable neural library of a feedforward backpropagation network (FF-BP) with on-chip learning. Neural modules, which can emulate in hardware the FF-BP computing functions, are grouped into a neural library and can in principle be used to create any FF-BP NN topology by setting the NN characteristics as number of neurons and layers. The case study shows an ANN used as a pattern recognition module in an artificial olfaction system, which is capable in identifying four coffee brands [108]. An extended analysis has been carried out regarding the recognition rates versus training data features and data representation.

The adopted approach replaces the classical solution of defining the application by using a high-level language, it will be more useful and user friendly to create a pattern recognition system, in our case an ANN, by means of configurable modules grouped into a specific library. The immediate advantage of this approach is given by the possibility to implement different ANNs in hardware in the early research phases of the ANN development. Also, it gives the opportunity to establish, through simulation, the best resolution for data representation (Fig. 23). The research was carried out on developing a neural library set for a FF-BP topology. The library is designed to

support on-chip learning, giving therefore premises of self configuration capabilities in terms of pruning or enlarging the neural network's size in order to obtain a fully optimized neural network for a specific application. The results are used to develop an intelligent platform with learning and adaptive properties. Building such a platform presumes the creation of predefined libraries of different ANN components, which finally may be used to create any neural network.

A system for identifying different olfactory chemical compounds (four different coffee brands) was developed as application [107]. The system recognizes different patterns (olfactory signature of organic molecules) using neural networks as pattern recognition, hardware implementable in programmable logic circuits such as FPGA.

Discovering the optimal topology of an ANN for a particular application remains an important issue, especially for highly competent classifiers such as FF-BP neural networks. It most cases, so far, the appropriate choice of the network features, the training methodology to be used, and the best network topology have been identified by repetitive simulations and modifications of the project code. Therefore, a library with ANN components, ready to be hardware implemented, represents a step forward towards a more user friendly design environment. An extendable hardware implementable neural library has been developed, considering a FF-BP network topology with on-chip learning. The implementation goal is achieved using the Mathworks' Simulink environment for functional specification and System Generation, to generate the VHDL code according to the chosen FPGA device features.

In order to discuss the functions that have to be implemented, it is important to specify the architecture of the MLP networks: the neurons are organized in at least 3 layers: one input layer, one output layer and one or more intermediate, hidden layers. The network is fully connected, i.e., all the outputs of a layer are connected by synapses to all inputs of the following layer. Only the hidden and the output layers include processing units, whereas the input layer is used just for data feeding. The parallelism adopted is a node one and requires managing all the neurons from the same layer at the same time. Therefore, the control blocks that command the behavior of the neuron elements are common for all neurons of a layer.

Another main component of the artificial neuron, and usually a bottleneck for its speed performance, is the sigmoid activation function. Its hardware implementation implies important hardware resource utilization [109]. In order to reduce such consumption is useful to adopt different approximations (depending of the available hardware resources) with minimum errors. The principal classical methods to digitally implement an activation function are LUTs and truncation of the Taylor series expansion. Also, there are approximations with smaller errors, but they use floating-point multiplications, thus a practical VLSI implementation becomes far too complicated [110], [111].

In order to create the library modules of the sigmoid firing function, using System Generator/Simulink blocks, hardware implementations for the following approximation functions have been produced. The implementation reports conclude that the best approximation method is the PLAN function, when the number of the neurons that use sigmoid function as fire function




Fig. 24. The architecture of the adopted artificial olfaction system.

is larger than the number of the BRAM blocks available in the FPGA circuit. When the number of neurons is lower than the total BRAM blocks available in the FPGA circuit, the best way to approximate the sigmoid function is the LUTs method.

The process parallelism adopted implies that all the neurons within the same layer are controlled at the same time. The blocks are described using VHDL language and implemented using a block that converts a VHDL design into a System Generator/Simulink block. The computation results show that the largest NN which can be implemented into the 4VSX35 circuit is a FF-BP neural network with maximum of 120 neurons distributed as: 80 in the hidden layer and 40 in the output layer. The FF-BP neural network design environment developed was used to create a pattern recognition module for an artificial olfactory system capable to recognize different types of coffee. The olfactory system consists of (Fig. 24):

- seven gas sensors chosen to react to a wide spectrum of odours (TGS842, TGS826\_1, TGS826\_2, TGS2600, TGS2601, TGS2602, TGS2620);
- temperature sensor (LM35);
- humidity sensor (SY-HS-230)—(all sensors are mounted into a gas test chamber);
- test chamber;
- three pumps for gas carrying;
- circuits for sensors conditioning and pumps command;
- data acquisition board (PCI-MIO-16E-1);
- pattern recognizing module hardware implemented in FPGA (Virtex-4 SX MB—4VSX35);
- user interface developed in Labview 8.2.

The data acquisition module was created in Labview environment using a virtual instrument (VI) customized to execute the following tasks: to acquire data generated by all nine sensors, to preprocess the acquisitioned signals (filtering, drift cancellation) and to save data as text file format (.lvm file). Therefore, the modules that compound the VI consist of: pumps control module, data acquisition control module, sub-VIs control time module, preprocessing signal module, C grade conversion module of the signal generated by the temperature sensor, and %RH conversion module of the signal generated by the humidity sensor.

The data has been extracted using the scenario presented in Fig. 25. A regular absorption/desorption operation, which




Fig. 25. Voltage variation with baseline time, baseline calculation time, absorption time, and desorption time.

presents the results of time settings versus voltage drop on sensor resistor is shown. It roughly comprises three processes. The first is the baseline calculation (the average voltage drop on sensors resistance when the reference gas, air, is applied). The second and third stages presume measurement with a fixed sampled frequency over a defined time, absorption and, respectively, desorption time, of the voltage drop on sensors resistance when the enriched odor is applied.

To conclude the second case study presented, it can be stated that a novel neural design strategy has been developed, which benefits of reduced design time over classical field orientation approaches, leading to a low complexity and easy to implement pattern recognition module. A particular application of the pattern recognition system for an olfactory system was investigated and results presented show efficient hardware implementation in FPGA circuit. The neural network used as pattern recognition system was designed using a hardware–software co-design environment, in a manner that facilitates control over the hardware implementation complexity, and was downloaded into a Xilinx FPGA circuit. The achievement of this case study refers to a holistic modelling/design method, using modules created into hardware–software co-design environment (Matlab–System Generator–ISE) and grouped in a specific NN library. These modules emulate in hardware any FF-BP network topology behavior, giving the opportunity to design hardware implementable FF-BP neural networks, at a higher level. As a specific application, a FF-BP network has been used as pattern recognition module for an artificial olfactory system, capable of recognizing four coffee types. Also, the influence over the recognition rates of data representation resolution and data training dimensionality has been analyzed. The observations have been used to determine the neural network which has the best recognition rates with minimum hardware resource utilization.

## VI. CONCLUSION AND FUTURE TRENDS

The aim of this paper was to present the FPGA technologies and highlight their use in industrial control applications. It has been underlined that these hardware solutions can perfectly address the current challenges in this field such as high control performance, low cost, reliability, power consumption, and immunity to radiations.

The contribution of these hardware devices was then discussed. The case of embedded systems and industrial control systems were focused on. For the embedded systems, it has been

stated that FPGAs are becoming an interesting option in many applications like robotics, networking, automotive, and aircraft. Indeed, FPGAs are bringing many benefits in terms of safety, rapidity, and power consumption.

In the case of control applications, it has been shown that FPGA-based controller can be an efficient option for both the *high demanding applications* and the *constrained switching frequency applications*. The first group corresponds to high switching frequency applications, high level of parallelism applications and HIL applications. Regarding the second group for which the switching frequency is limited, it has been shown that we can take advantage of the rapidity of FPGAs to boost the performances of the controller.

Authors have first made a generic presentation of the FPGAs. Their internal structure and their configuration technologies were described. A discussion about the design tools was also made. In the industrial control domain, the control algorithms become more and more complex. To illustrate the interest of FPGAs in such complex controllers, the authors have presented an application example which consists of a sensorless motor controller. To estimate the rotor position and the speed of the used synchronous machine, an EKF was used. The development of the FPGA-based sensorless controller was then made according to a design methodology which is required especially for such complex algorithms.

Another relevant specific application area of FPGAs, covered by the paper, relates to the implementation of AI-based control systems. A brief review is given, followed by a closer look to ANN-based systems. The use of FPGAs in such applications is highly interesting, since the parallelism of the NN algorithms is preserved. Two case studies are briefly presented, for illustration purposes.

The complexity of digital control systems will continue to grow in the near future. The tasks devoted to the control algorithm will no longer be limited to regulation but will have to manage EMI, communications, health monitoring, diagnosis, and fault-adaptive on line control. As a consequence and from an algorithm point-of-view, signal processing functions for power applications will be the center of intensive research. From this perspective, FPGA-based controllers represent a very attractive solution too.

The main remaining challenges, in terms of FPGA architecture, are closely related to the algorithm. Among the most exciting trends, we can quote the introduction of the floating point computing evaluation for FPGA-based solutions. However, some question marks still remain. What is its cost in terms of hardware resources? Is it necessary for industrial control applications, where the dynamic range of variables and the complexity of the control algorithm are still limited? Another interesting field of further research is the co-design approach, with questions like how to make an optimized partitioning between the software part of the controller architecture and its hardware part [112].

Another issue concerns mixed integration. Indeed, due to their fast response, FPGA-based controllers are now introducing only a small delay in the loop and because of their high density rate they can easily work with high accuracy (high number of bits). This makes the controller quasi-transparent,



moving the limitations of time and accuracy towards the interfaces like ADCs and the drivers.

System integration constitutes another challenge. Indeed, in embedded systems (e.g., aircraft, space, automotive), the surface occupation of the systems is a key issue. To this purpose, it is advantageous to use digital solutions that ensure a high level of integration. Here again, the use of FPGA SoC devices is quite promising. Along the trend, novel device technologies that also integrate mixed analog/digital features in the same device are now available.

Finally, we shall end the enumeration of future avenues to be explored, by reminding the reader that SRAM-based FPGA architectures can be reconfigured on the fly. This feature has also to be explored, having in mind fault detection and reconfiguration controllers or optimized architectures [113]. In this case, the choice of the operating system is crucial.

## REFERENCES

- [1] A. V. Deshmukh, *Microcontrollers, Theory and Applications*, ser. The Companies, Computer Engineering Series. New York: MacGraw-Hill, 2007.
- [2] P. Lapsley, *DSP Processor Fundamentals: Architecture and Features*. Piscataway, NJ: IEEE Press, 1997.
- [3] W. H. Wolf, *FPGA-Based System Design*. Englewood Cliffs, NJ: Prentice-Hall, 2004.
- [4] Actel on-line literature. [Online]. Available: [www.actel.com](http://www.actel.com)
- [5] E. Monmasson and M. Cirstea, "Guest editorial special section on field programmable gate arrays (FPGAs) used in industrial control systems," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1807–1809, Aug. 2007.
- [6] E. Monmasson and M. Cirstea, "Guest editorial special section on field programmable gate arrays (FPGAs) used in industrial control systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1499–1500, Apr. 2008.
- [7] J. Munoz-Castaner, R. Asorey-Cacheda, F. J. Gil-Castineira, F. J. Gonzalez-Castano, and P. S. Rodriguez-Hernandez, "A review of aeronautical electronics and its parallelism with automotive electronics," *IEEE Trans. Ind. Electron.*, vol. 54, no. 99, p. 1, Apr. 2010.
- [8] P. Conmy and I. Bate, "Component-based safety analysis of FPGAs," *IEEE Trans. Ind. Informat.*, vol. 6, no. 2, p. 195, May 2010.
- [9] F. Salewski and S. Kowalewski, "Hardware/software design considerations for automotive embedded systems," *IEEE Trans. Ind. Informat.*, vol. 4, no. 3, p. 56, Aug. 2008.
- [10] H. Guzman-Miranda, L. Sterpone, M. Violante, M. A. Aguirre, and M. Gutierrez-Rizo, "Coping with the obsolescence of safety- or mission-critical embedded systems using FPGAs," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, p. 814, Mar. 2011.
- [11] M. A. Gora, A. Maiti, and P. Schaumont, "Coping with the obsolescence of safety- or mission-critical embedded systems using FPGAs," *IEEE Trans. Ind. Informat.*, vol. 6, no. 4, p. 719, Nov. 2010.
- [12] F. Simonot-Lion, "Guest editorial special section on in-vehicle embedded systems," *IEEE Trans. Ind. Informat.*, vol. 56, no. 4, pp. 372–374, Oct. 2009.
- [13] F. Baronti, E. Petri, S. Saponara, L. Fanucci, R. Roncella, R. Saletti, P. D'Abbramo, and R. Serventi, "Design and verification of hardware building blocks for high-speed and fault-tolerant in-vehicle networks," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, p. 792, Mar. 2011.
- [14] J.-J. Chen, X. S. Hu, D. Mossé, and L. Thiele, "Guest editorial special section on power-aware computing," *IEEE Trans. Ind. Informat.*, vol. 6, no. 3, pp. 253–254, Jul. 2010.
- [15] J. Choi and H. Cha, "A processor power management scheme for handheld systems considering off-chip contributions," *IEEE Trans. Ind. Informat.*, vol. 6, no. 3, pp. 255–264, Jul. 2010.
- [16] F. Sun, H. Wang, F. Fu, and X. Li, "Survey of FPGA low power design," in *Proc. ICICIP'2010 Conf.*, 2010, pp. 547–550.
- [17] P. Ferrari, A. Flammini, D. Marioli, and A. Taroni, "A distributed instrument for performance analysis of real-time Ethernet networks," *IEEE Trans. Ind. Informat.*, vol. 4, no. 1, pp. 16–25, Feb. 2008.
- [18] S. Fischmeister, R. Trausmuth, and I. Lee, "Hardware acceleration for conditional state-based communication scheduling on real-time Ethernet," *IEEE Trans. Ind. Informat.*, vol. 5, no. 3, pp. 325–337, Jul. 2009.
- [19] L. Vachhani and K. Sridharan, "Hardware-efficient prediction-correction-based generalized-Voronoi-diagram construction and FPGA implementation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, p. 1558, Apr. 2008.
- [20] L. Vachhani, K. Sridharan, and P. K. Meher, "Efficient FPGA realization of CORDIC with application to robotic exploration," *IEEE Trans. Ind. Electron.*, vol. 56, no. 12, p. 4915, Dec. 2009.
- [21] C.-C. Tsai, H.-C. Huang, and S.-C. Lin, "FPGA-based parallel DNA algorithm for optimal configurations of an omnidirectional mobile service robot performing fire extinguishment," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, p. 1016, Mar. 2011.
- [22] H. Tanaka, K. Ohnishi, H. Nishi, T. Kawai, Y. Morikawa, S. Ozawa, and T. Furukawa, "Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot," *IEEE Trans. Ind. Electron.*, vol. 56, no. 3, p. 618, Mar. 2009.
- [23] L. Tianjian and Y. Fujimoto, "Control system with high-speed and real-time communication links," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, p. 1548, Apr. 2008.
- [24] E. Monmasson, M. W. Naouar, and L. Idkhajine, "FPGA-based controllers for power electronics and drive applications," *IEEE Ind. Electron. Mag.*, vol. 5, no. 1, pp. 1–13, Mar. 2011.
- [25] O. Lopez, J. Alvarez, J. Doval-Gandoy, and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 1933–1942, May 2008.
- [26] B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital controller IC for dc-dc converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 438–446, Jan. 2003.
- [27] S. C. Huerta, A. de Castro, O. Garcia, and J. A. Cobos, "FPGA-based digital pulsewidth modulator with time resolution under 2 ns," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 3135–3141, Nov. 2008.
- [28] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 301–308, Jan. 2003.
- [29] A. Myaing and V. Dinavahi, "FPGA-based real-time emulation of power electronic systems with detailed representation of device characteristics," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 358–368, Dec. 2010.
- [30] M.-W. Naouar, E. Monmasson, A. A. Naassani, I. Slama-Belkhdja, and N. Patin, "FPGA-based current controllers for AC machine drives—A review," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1907–1925, Aug. 2007.
- [31] S. Karimi, A. Gaillard, P. Poure, and S. Saadate, "FPGA-based real-time power converter failure diagnosis for wind energy conversion systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4299–4308, Dec. 2008.
- [32] F. Blaabjerg, P. C. Kjaer, P. O. Rasmussen, and C. Cossar, "Improved digital current control methods in switched reluctance motor drives," *IEEE Trans. Power Electron.*, vol. 14, no. 3, pp. 563–572, May 1999.
- [33] K. Tazi, E. Monmasson, and J. P. Louis, "Description of an entirely reconfigurable architecture dedicated to the current vector control of a set of AC machines," in *Proc. IEEE-IECON'99 Conf.*, 1999, pp. 1415–1420.
- [34] Y.-S. Kung, R.-F. Fung, and T.-Y. Tai, "Realization of a motion control IC for x-y table based on novel FPGA technology," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 43–53, Jan. 2009.
- [35] A. Fratta, G. Griffero, and S. Nieddu, "Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters," in *Proc. IEEE IECON'04 Conf.*, 2004, pp. 257–262.
- [36] B. Miao, R. Zane, and D. Maksimovic, "System identification of power converters with digital control through cross-correlation methods," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1093–1099, Sep. 2005.
- [37] A. Ordaz-Moreno, R. De Jesus Romero-Troncoso, J. A. Vite-Frias, J. R. Rivera-Gillen, and A. Garcia-Perez, "Automatic online diagnosis algorithm for broken-bar detection on induction motors based on discrete wavelet transform for FPGA implementation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2193–2202, May 2008.
- [38] P. S. Valsan and K. S. Swarup, "High-speed fault classification in power lines: Theory and FPGA-based implementation," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1793–1800, May 2009.
- [39] Xilinx on-line literature. [Online]. Available: [www.xilinx.com](http://www.xilinx.com)
- [40] Altera on-line literature. [Online]. Available: [www.altera.com](http://www.altera.com)
- [41] J. I. Rodriguez-Andina, M. J. Moure, and M. D. Valdes, "Features, design tools, and application domains of FPGAs," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1810–1823, Aug. 2007.

- [42] E. Monmasson and M. Cirstea, "FPGA design methodology for industrial control systems—A review," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1824–1842, Aug. 2007.
- [43] E. Monmasson, L. Idkhajine, I. Bahri, M. W. Naouar, and L. Charaabi, "Design methodology and FPGA-based controllers for power electronics and drive applications," in *Proc. ICIEA'2010 Conf.*, Taichung, Taiwan, pp. 2328–2338.
- [44] L. Idkhajine, E. Monmasson, M.-W. Naouar, A. Prata, and K. Boual-laga, "Fully integrated FPGA-based controller for synchronous motor drives," *IEEE Trans. Ind. Electron.*, vol. 56, no. 10, pp. 4006–4017, Oct. 2009.
- [45] K. Eshraghian, "SoC emerging technologies," *IEEE Proc.*, vol. 94, no. 6, pp. 1197–1213, Jun. 2006.
- [46] G. Martin, "Overview of the MPSoC design challenge," in *Proc. DAC'06 Conf.*, 2006, CD-ROM.
- [47] R. Obermaisser and P. Gutwenger, "Model-based development of MPSoCs with support for early validation," in *Proc. IEEE IECON'09 Conf.*, 2009, CD-ROM.
- [48] R. Kumar, D. Tullsen, and N. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors," in *Proc. PACT'2006 Conf.*, Seattle, Apr. 2006, pp. 23–32.
- [49] M. Youssef, S. Yoo, A. Sasongko, Y. Paviot, and A. A. Jerraya, "Debugging HW/SW interface for MPSoC: Video encoder system design case study," in *Proc. DAC'04 Conf.*, 2004, CD-ROM.
- [50] C. A. Zeferino, M. E. Kreutz, L. Carro, and A. A. Susin, "A study on communication issues for systems-on-chip," in *Proc. SBCCI Conf.*, 2002, pp. 121–126.
- [51] A. Brinkmann, J. Niemann, I. Hehemann, D. Langen, M. Porrmann, and U. Ruckert, "On-chip interconnects for next generation systems-on-chips," in *Proc. IEEE ASIC SOC Conf.*, 2002, pp. 212–215.
- [52] P. P. Pande, C. Grecu, M. Jones, and A. Ivanov, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," *IEEE Trans. Comput.*, vol. 54, no. 8, pp. 1025–1040, Aug. 2005.
- [53] J. J. Labrosse, *MicroC/OS II: The Real Time Kernel*, 2nd ed. Lawrence, KA: CMP Books, 2002.
- [54] M. W. Naouar, A. A. Naassani, E. Monmasson, and I. Slama-Belkhdja, "FPGA-based predictive current for synchronous machine speed drive," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2115–2126, Jul. 2008.
- [55] S. Bolognani, L. Tubiana, and M. Zigliotto, "Extended Kalman filter tuning in sensorless PMSM drives," *IEEE Trans. Ind. Electron.*, vol. 39, no. 6, pp. 276–281, Nov. 2003.
- [56] A. Akrad, M. Hilaret, and D. Diallo, "A sensorless PMSM drive using a two stage extended Kalman estimator," in *Proc. IECON'2008 Conf.*, Orlando, FL, pp. 2776–2781.
- [57] B. Nahid-Mobarakeh, F. Meibody-Tabar, and F. Sargos, "Mechanical sensorless control of PMSM with online estimation of stator resistance," *IEEE Trans. Ind. Appl.*, vol. 40, no. 2, pp. 457–471, Mar./Apr. 2004.
- [58] M. Bendjedja, Y. Ait-Amirat, B. Walther, and A. Berthon, "Sensorless control of hybrid stepper motor," in *Proc. EPE Conf.*, 2007, pp. 1–10, CD-ROM.
- [59] P. Brandstetter, M. Kuchar, and D. Vinklarek, "Estimation techniques for sensorless speed control of induction motor drive," in *Proc. IEEE ISIE Conf.*, 2006, CD-ROM.
- [60] A. Maalouf, L. Idkhajine, S. Le Ballois, and E. Monmasson, "FPGA-based sensorless control of brushless synchronous starter generator for aircraft application," *IET Electric Power Appl. J.*, 2011, accepted for publication.
- [61] L. Idkhajine, E. Monmasson, and A. Maalouf, "Fully FPGA-based sensorless control for AC drive using an extended Kalman filter," in *Proc. IECON'2009 Conf.*, Porto, Portugal, pp. 2925–2930.
- [62] L. Idkhajine, E. Monmasson, and A. Maalouf, "Extended Kalman filter for AC drive sensorless speed controller—FPGA-based solution or DSP-based solution," in *Proc. ISIE'2010 Conf.*, Bari, Italy, pp. 2759–2764.
- [63] L. Idkhajine and E. Monmasson, "Optimized FPGA-based extended Kalman filter application to an AC drive sensorless speed controller," in *Proc. SPEEDAM'2010 Conf.*, Pisa, Italy, pp. 1012–1012.
- [64] Texas Instrument technical documents. [Online]. Available: [www.ti.com](http://www.ti.com)
- [65] F. Zhengwei, J. E. Carletta, and R. J. Veillette, "A methodology for FPGA-based control implementation," *IEEE Trans. Control Syst. Technol.*, vol. 13, no. 6, pp. 977–987, Nov. 2005.
- [66] S. N. Murthy, W. Alvis, R. Shirodkar, K. Valavanis, and W. Moreno, "Methodology for implementation of unmanned vehicle control on FPGA using system generator," in *Proc. ICCDCS'2004 Conf.*, CD-ROM.
- [67] O. López, J. Alvarez, and J. Doval-Gandoy *et al.*, "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1537–1547, Apr. 2008.
- [68] D. Zhang and H. Li, "A stochastic-based FPGA controller for an induction motor drive with integrated neural network algorithms," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 551–561, Feb. 2008.
- [69] B. K. Bose, "Neural network applications in power electronics and motor drives—An introduction and perspective," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 14–33, Feb. 2007.
- [70] X. Shao and D. Sun, "Development of a new robot controller architecture with FPGA based IC design for improved high-speed performance," *IEEE Trans. Ind. Informat.*, vol. 3, no. 4, pp. 312–321, Nov. 2007.
- [71] P. Martín and E. Bueno *et al.*, "A methodology for optimizing the FPGA implementation of industrial control systems," in *Proc. IECON'09*, 2009, pp. 2831–2836.
- [72] E. J. Bueno and Á. Hernández *et al.*, "A DSP and FPGA-based industrial control with high speed communication interfaces for grid converters applied to distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 3, pp. 654–669, Mar. 2009.
- [73] A. Nelson and T. Marcelo, "Custom architectures for fuzzy and neural networks controllers," *JCS&T*, vol. 2, no. 7, pp. 9–15, Oct. 2002.
- [74] NEuroNet Roadmap, Future Prospects for Neural Networks, 2001. [Online]. Available: <http://www.eunite.org/eunite/roadmap/02Roadmap1.pdf>
- [75] "Neural networks for robotics," *IEEE Trans. Ind. Electron., Special Section: Neural Networks for Robotics*, vol. 44, no. 6, pp. 745–860, Dec. 1997.
- [76] "Fusion of neural nets, fuzzy systems and genetic algorithms in industrial applications," *IEEE Trans. Ind. Electron., Special Section: Fusion of Neural Nets, Fuzzy Systems and Genetic Algorithms in Industrial Applications*, vol. 46, no. 6, pp. 1049–1254, 1999.
- [77] A. Gomperts, A. Ukil, and F. Zurfluh, "Development and implementation of parameterized FPGA-based general purpose neural networks for online applications," *IEEE Trans. Ind. Informat.*, vol. 7, no. 1, pp. 78–89, Feb. 2011.
- [78] Q. N. Le and J. W. Jeon, "Neural-network-based low-speed-damping controller for stepper motor with an FPGA," *IEEE Trans. Ind. Electron.*, vol. 57, no. 9, pp. 3167–3180, Sep. 2010.
- [79] Y.-S. Kung, M.-S. Wang, and T.-Y. Chuang, "FPGA-based self-tuning PID controller using RBF neural network and its application in X-Y table," in *Proc. IEEE Int. Symp. Ind. Electron. ISIE 2009*, Jul. 2009, pp. 694–699.
- [80] S. Sanchez-Solano, R. Senhadji, A. Cabrera, I. Baturone, C. J. Jimenez, and A. Barriga, "Prototyping of fuzzy logic-based controllers using standard FPGA development boards," in *Proc. 13th IEEE Int. Workshop on Rapid System Prototyping (RSP'02)*, 2002, CD-ROM.
- [81] S. Poorani, T. V. S. Urmila Priya, K. Udaya Kumar, and S. Renganarayanan, "FPGA based fuzzy logic controller for electric vehicle," *J. Inst. Elect. Eng., Singapore*, vol. 45, no. 5, pp. 1–14, 2005.
- [82] D. Kim, "An implementation of fuzzy logic controller on the reconfigurable FPGA system," *IEEE Trans. Ind. Electron.*, vol. 47, no. 3, pp. 703–715, Jun. 2000.
- [83] E. Lago, M. A. Hinojosa, C. J. Jiménez, A. Barriga, and S. Sánchez-Solano, "Implementation of fuzzy controllers," 1997. [Online]. Available: <http://citeseer.ist.psu.edu/46515.html>
- [84] F. J. Lin, D. H. Wang, and P. K. Huang, "FPGA-based fuzzy sliding-mode control for a linear induction motor drive," *IEE Proc. Electric Power Appl.*, vol. 152, no. 5, pp. 1137–1148, Sep. 2005.
- [85] C. Cecati, F. Ciancetta, and P. Siano, "A FPGA/fuzzy logic—Based multilevel inverter," in *Proc. IEEE Int. Symp. Ind. Electron., ISIE 2009*, July 2009, pp. 706–711.
- [86] J. Chia-Feng, L. Chun-Ming, L. Chiang, and W. Chi-Yen, "Ant colony optimization algorithm for fuzzy controller design and its FPGA implementation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1453–1462, Mar. 2008.
- [87] S. Sanchez-Solano, E. del Toro, M. Brox, I. Baturone, and A. Barriga, "A design environment for synthesis of embedded fuzzy controllers on FPGAs," in *Proc. IEEE Int. Conf. Fuzzy Syst. (FUZZ)*, Jul. 2010, pp. 1–8.
- [88] M. Trimborne, "Optimizing intelligent DAQ devices with NI LabVIEW 8," *National Instruments News*, Feb. 21, 2006.
- [89] J. Truchard, "Bringing FPGA design to application domain experts," in *Proc. Int. Conf. Field-Programmable Technol. (FPT)*, Aug. 2010, p. iii.

- [90] T. N. G. W. Tran and H. A. Andrade, "A graphical programming and design environment for FPGA-based hardware," in *Proc. 2010 Int. Conf. Field-Programmable Technol. (FPT)*, Aug. 2010, pp. 337–340.
- [91] P. C. Samuel and R. N. Gupta, "Wind energy conversion based on seven-level cascaded H-bridge inverter using LabVIEW FPGA," in *Proc. Int. Conf. Power, Control and Embedded Syst. (ICPCEs)*, Dec. 2010, pp. 1–6.
- [92] S. R. V. Gadgil, M. S. D. Panse, and K. Tuckley, "Sea state monitoring HF radar controller using reconfigurable LabVIEW FPGA," in *Proc. Int. Conf. Adv. Comput., Control, Telecommun. Technol., ACT'09*, Dec. 2009, pp. 395–397.
- [93] B. McMickell, P. J. Tanzillo, T. Kreider, and K. Ilic, "Rapid development of space applications with responsive digital electronics board and LabVIEW FPGA," in *Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS)*, Jun. 2010, pp. 78–81.
- [94] M. Kaminski and T. Orlowska-Kowalska, "FPGA realization of the neural speed estimator for the drive system with elastic coupling," in *Proc. 35th Annu. Conf. IEEE Ind. Electron., IECON'09*, Nov. 2009, pp. 2831–2836.
- [95] C. Ortega and A. M. Tyrell, "A hardware implementation of an embryonic architecture using virtex FPGAs," in *Proc. 3rd Int. Conf. Evolvable Systems: From Biology to Hardware*, 2000, pp. 155–164, 3-540-67338-5.
- [96] W. Adi and K. Benkrid, "Adaptive and evolvable hardware security architectures," in *Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS)*, Jun. 2010, pp. 194–198.
- [97] K. Glette, J. Torresen, and M. Hovin, "Intermediate level FPGA reconfiguration for an online EHW pattern recognition system," in *Proc. NASA/ESA Conf. Adaptive Hardware Syst., AHS'09*, Jul. 2009, pp. 19–26.
- [98] P. Fernando, S. Katkoori, D. Keymeulen, R. Zebulum, and A. Stoica, "Customizable FPGA IP core implementation of a general-purpose genetic algorithm engine," *IEEE Trans. Evol. Comput.*, vol. 14, no. 1, pp. 133–149, Feb. 2010.
- [99] M. Samie, G. Dragffy, and T. Pipe, "Bio-inspired self-test for evolvable fault tolerant hardware systems," in *Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS)*, Jun. 2010, pp. 325–332.
- [100] P. Conmy and I. Bate, "Component-based safety analysis of FPGAs," *IEEE Trans. Ind. Informat.*, vol. 6, no. 2, pp. 195–205, May 2010.
- [101] B. M. Wilamowski and H. Yu, "Improved computation for Levenberg-Marquardt training," *IEEE Trans. Neural Netw.*, vol. 21, no. 6, pp. 930–937, 2010.
- [102] B. M. Wilamowski, N. J. Cotton, O. Kaynak, and G. Dundar, "Computing gradient vector and Jacobian matrix in arbitrarily connected neural networks," *IEEE Trans. Ind. Electron.*, vol. 55, no. 10, pp. 3784–3790, Oct. 2008.
- [103] A. Dinu and M. N. Cirstea, "A digital neural network FPGA direct hardware implementation algorithm," in *Proc. ISIE'07*, Vigo, Spain, 2007, pp. 2307–2312.
- [104] A. Dinu, M. N. Cirstea, and S. E. Cirstea, "Direct neural networks hardware implementation algorithm," *IEEE Trans. Ind. Electron.*, vol. 57, no. 5, pp. 1845–1848, May 2010.
- [105] A. Dinu, "FPGA neural controller for three phase sensorless induction motor drive systems," Ph.D. dissertation, De Montfort Univ., Leicester, U.K., 2000.
- [106] A. Aounis, M. McCormick, and M. N. Cirstea, "A novel approach to induction motor controller design and implementation," in *Proc. IEEE Power Conversion Conf. (PCC)*, Osaka, Japan, Apr. 2002, pp. 993–998.
- [107] A. Tisan et al., "Architecture and algorithms for synthesizable neural networks with on-chip learning," in *Proc. 8th Int. Symp. Signals, Circuits, Syst., ISSCS'07*, 2007, no. 1, pp. 265–268.
- [108] A. Tisan, M. N. Cirstea, S. Oniga, and A. Buchman, "Artificial olfaction system with hardware on-chip learning neural networks," in *Proc. IEEE Int. Conf. Optimization of Electrical and Electronic Equipment (OPTIM 2010)*, Brasov, Romania, May 20–22, 2010, pp. 884–889.
- [109] D. Zhang, H. Li, and S. Y. Foo, "A simplified FPGA implementation of neural network algorithms integrated with stochastic theory for power electronics applications," in *Proc. Ind. Electron. Conf., IECON'05*, Raleigh, NC, 2005, pp. 1018–1024.
- [110] H. Amin et al., "Piecewise linear approximation applied to nonlinear function of a neural network," *IEE Proc. Circuits, Devices Syst.*, vol. 144, no. 6, pp. 313–317, 1997.
- [111] M. T. Tommiska, "Efficient digital implementation of the sigmoid function for reprogrammable logic," *IEE Proc. Comput. Digital Tech.*, no. 6, pp. 403–411, 2003.
- [112] O. Cheng, W. Abdulla, and Z. Salcic, "Hardware-software codesign of automatic speech recognition system for embedded real-time applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, pp. 850–859, Mar. 2011.
- [113] L. Siew-Kei, T. Srikanthan, and C. T. Clarke, "Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, pp. 850–859, Oct. 2009.



**Eric Monmasson** (M'96–SM'06) received the Ing. and Ph.D. degrees from the Ecole Nationale Supérieure d'Ingénieurs d'Electrotechnique d'Electronique d'Informatique et d'Hydraulique de Toulouse (ENSEEIH), Toulouse, France, in 1989 and 1993, respectively.

He is currently a Full Professor and the Head of the Institut Universitaire Professionnalisé de Génie Electrique et d'Informatique Industrielle (IUP GEII), University of Cergy-Pontoise, Cergy-Pontoise, France. He is also with the Systèmes et Applications

des Technologies de l'Information et de l'Energie laboratory (SATIE, UMR CNRS8029). He is the author or coauthor of 3 books and more than 100 scientific papers. His current research interests include the advanced control of electrical motors and generators and the use of FPGAs for energy control systems.

Dr. Monmasson is the Chair of the Technical Committee on Electronic Systems-on-Chip of the IEEE Industrial Electronics Society. He is also a Member of the Steering Committee of the European Power Electronics Association, and of the number one technical committee of the International Association for Mathematics and Computers in Simulation (IMACS). He is the general chair of ELECTRIMACS 2011 Conference. He is an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.



**Lahoucine Idkhajine** (M'10) was born in Agadir, Morocco, in 1983. He received the M.S. degree in electrical engineering from the Institut Universitaire Professionnalisé de genie électrique et informatique industrielle (IUP-GEII), University of Cergy-Pontoise, Cergy-Pontoise, France, in 2007 and the Ph.D. degree in electrical engineering from the University of Cergy Pontoise, in 2010.

He is currently with the Laboratoire d'Electrotechnique et d'Electronique de Puissance (L2EP), Ecole Nationale d'Arts et Métiers (ENSAM), Lille, France.

His research interests are focused on the design and the implementation, using FPGA devices, of controllers and observers for power electronics and drives applications.



**Marcian N. Cirstea** (M'97–SM'04) received the Degree in electrical engineering from the Transilvania University of Brasov, Brasov, Romania, and the Ph.D. degree from Nottingham Trent University, Nottingham, U.K. in 1996.

He is currently a Professor of Industrial Electronics and Head of the Computing and Technology Department, Anglia Ruskin University, Cambridge, U.K., after previously working for De Montfort University, U.K. He has coauthored several technical books and over 100 peer reviewed papers, three of which have received awards. His research is focused on digital controllers for power electronics. He has delivered five international tutorials on *VHDL Design for Power Electronic Systems Modeling and FPGA Controller Prototyping*.

Dr. Cirstea is founder and past Chairman of the Electronic Systems-on-Chip Technical Committee of the IEEE Industrial Electronics Society, Fellow of IET, and Chartered Engineer (CEng). He is an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS. He was General Chair of ISIE Conference (Cambridge, 2008). He coordinated a European renewable energy project consortium.



**Imene Bahri** (S'11) was born in Tunisia in 1982. She received the B.S. and M.S. degrees in electrical engineering from the National School Engineers of Tunis (ENIT), Tunisia, in 2006 and 2007, respectively. She is currently working towards the Ph.D. degree in electrical engineering from the University of Cergy-pontoise, Cergy-pontoise, France.

Her current research interests include ac machine drives, system-on-chip based controllers and hardware-software co-design methodologies.



**Alin Tisan** (M'07) received the B.Sc. degree in physics in 1997 and the M.Sc. degree in solid-state physics from the Babeş Bolyai University, Cluj Napoca, Romania, and the Ph.D. degree in electrical engineering from the Technical University of Cluj Napoca, Cluj Napoca, in 2009.

He is currently a Research Assistant in the Computing and Technology Department, Anglia Ruskin University, Cambridge, U.K., after previously working as Senior Lecturer in the Electronic and Computer Engineering Department at North

University of Baia Mare, Romania. His technical achievements were published in over 35 peer-reviewed papers (20 of them in IEEE indexed conferences). His areas of interest include electronic systems modeling, digital controllers, and electronic system-on-chip design, with various applications in electronic/electrical engineering.

Mr. Tisan is member of the Industrial Electronics Society and the IEEE Industrial Electronics Society Technical Committee (Systems-on-Chip).



**Mohamed Wissem Naouar** (M'09) was born in Tunisia in 1979. He received the B.S. and M.S. degrees in electrical engineering from the National School Engineers of Tunis (ENIT), Tunis, Tunisia, in 2003 and 2004, respectively, and the Ph.D. degree in electrical engineering from the National School Engineers of Tunis and the University of Cergy Pontoise, Cergy-Pontoise, France, in 2007.

His research interests are in the areas of power electronics and control, which includes ac machine drives and FPGA-based controllers.