# EXPERIMENT-7

OBJECTIVE

Study of bit Asynchronous up-down counter

## EQUIPMENT MEEDED

Components	Quantity	
1) IC 7473 Dual Jk flip flop	2	
2) IC 7408 2 input AND hate	3	

#### THEORY

Flip-Flop

An edge-trigged synchrous sequential circuit that stores a single bit of binary information with two outputs; the stored bit, its complement. It maintains its state until driven to change by an input register signal.


SR Flip-Flop

A Clocked sequential circuit that stores a single bit of binary controlled by an edge triggered clock (CLK) signal. The output responds, to changes in the CLK, not directly to inputs s(set).

2 R(Reset).

O Flip-Flop

An improvement over the SR Flip-Flop, eliminating undesirable states. It has 2 inputs; O CData input) & CLK. The input is diretly connected to 5 and inverted for R. When CLK is high, the



O input is stored; When CLK is low, the previous state is maintained.

JK Flip-Flop

A Refinment of the SR Flip-Flop, eliminating indeterindetomin--ate states. Inputs J&K out Like S&R, Respectively. I sets the flip flop, k Resets it, and when both are high, the output toggles to the complement of its previous state.

### PROCEDURE

When Switch is pressed it indicates switch is in HIGH Position. When Switch is unpressed it indicates switch is in LOW Position.

Up-Counter

1) Make connection as shown in figure

2) Connect +5v to pin 14 of IC 7408 & pin 4 of IC 7473 and GND to pin. 7 of IC 7408 & pin 10 of IC 7473.

3) Connect II to UP & IZ to DOWN. Here SI & SZ will be input Switches

4) Connect IO to Reset key which is connected to clear.

5) Set the input switches so-sz initially to LOW Position.

6) Connect MANUAL PULSER TZ (L-H-L) to CLK. Here it will act as a Manual Pulser switch.

7) Connect Q0 to 00, Q1 to 01, Q2 to Q2, Q3 to 03 of Logic Level indicator.

8) Switch ON THE Power

9) Set soz si to Low 2 sz to Low

10) Observe output at LEDs & verify truth table.

						100
	IN	PUT	LED ORIVER			
	51	52	LED 4	LED 3	LEO Z	LED I
	Ł	L	L	L	L	L
51.4	H	Hallin	L	L	19412	M
-4	A	L	4	1	H	Lake
1111	H	L	ELL	L	И	M
. 177	H	L	La	H	m L	L
	H	L	L	Н	L	Н
	H	L	L	Н	Н	L
	H	L	1	H	Н	H
à fai	H	L dolla	H	L	LH	L
1	1	Ldata	41	L	L	H
L			H	L	H	
H			H	V	H	H
H	-   L	-	4/	M		
H	L	W de				1.88
1 4		1/			La di	A D
H	1,	1	1 3 1	M 3 8	M	Link
1. 11	11-	11+	1. 101	1	M	H

of Connect 10 h kend bea which is empethed to alone. 1) Set the input switches seems initially to Low Emilion,

A 4-bit Asynchronous up-down counter is studied

## Assessment of the Experiment / Assignment :

imely Submission (07)	Presentation (06)	Understanding (12)	Total (25)	Signature of Teacher with date
27	66	n	24	14/10/24