

EXPERIMENT - 7

30

OBJECTIVE

Study of ⁴bit Asynchronous up-down counter

EQUIPMENT NEEDED

Components	Quantity
1) IC 7473 Dual JK flip flop	2
2) IC 7408 2 input AND gate	3

THEORY

Flip-Flop


An edge-triggered synchronous sequential circuit that stores a single bit of binary information with two outputs; the stored bit, & its complement. It maintains its state until driven to change by an input register signal.

SR Flip-Flop

A clocked sequential circuit that stores a single bit of binary controlled by an edge triggered clock (CLK) signal. The output responds to changes in the CLK, not directly to inputs S (set) & R (Reset).

D Flip-Flop

An improvement over the SR Flip-Flop, eliminating undesirable states. It has 2 inputs; D (Data input) & CLK. The input is directly connected to S and inverted for R. When CLK is high, the



0 input is stored; When CLK is low, the previous state is maintained.

JK Flip-Flop

A Refinement of the SR Flip-Flop, eliminating ~~indefinite~~ indeterminate states. Inputs J & K act like S & R, respectively.

J sets the flip flop, K Resets it, and when both are high, the output toggles to the complement of its previous state.

PROCEDURE

When Switch is pressed it indicates switch is in HIGH position.
When Switch is unpressed it indicates switch is in LOW position.

Up-Counter

- 1) Make connection as shown in figure
- 2) Connect +5v to pin 14 of IC 7408 & pin 14 of IC 7473 and GND to pin 7 of IC 7408 & pin 10 of IC 7473.
- 3) Connect I1 to UP & I2 to DOWN. Here S1 & S2 will be input switches
- 4) Connect IO to Reset Key which is connected to clear.
- 5) Set the input switches S0-S2 initially to LOW position.
- 6) Connect MANUAL PULSER T2 (L-H-L) to CLK. Here it will act as a Manual Pulser switch.
- 7) Connect Q0 to 00, Q1 to 01, Q2 to 02, Q3 to 03 of Logic Level indicator.
- 8) Switch ON THE Power
- 9) Set S0 & S1 to ^{HIGH}LOW & S2 to LOW
- 10) Observe output at LEDs & verify truth table.

INPUT		LED DRIVER			
S1	S2	LED 4	LED 3	LED 2	LED 1
L	L	L	L	L	L
H	L	L	L	L	M
H	L	L	L	M	L
H	L	L	L	M	M
H	L	L	M	L	L
H	L	L	M	L	M
H	L	L	M	M	L
H	L	L	M	M	M
H	L	M	L	L	L
H	L	M	L	L	M
H	L	M	L	M	L
H	L	M	L	M	M
H	L	M	M	L	L
H	L	M	M	L	M
H	L	M	M	M	L
H	L	M	M	M	M

Conclusion :

32

A 4-bit Asynchronous up-down counter is studied

Assessment of the Experiment / Assignment :

Timely Submission (07)	Presentation (06)	Understanding (12)	Total (25)	Signature of Teacher with date
07	06	11	24	SPG 14/10/24