VLSI System Design (Graduate Level) Fall 2020

HOMEWORK I REPORT

Must do self-checking before submission:


- ☑ Compress all files described in the problem into one tar
- ☑ All SystemVerilog files can be compiled under SoC Lab environment
- ☑ All port declarations comply with I/O port specifications
- ☑ Organize files according to File Hierarchy Requirement
- ☑ No any waveform files in deliverables


Student name: 杜冠勳 Student ID: N26094883


		SUMMARY						
	implement a simplified pipeline CPU with the following features							
	 Implement the 33 instructions The number of pipeline stage is 5. 							
Requirements	3. Register	File size: 32x32-bit → x0 is read only 0.						
	4. Instruction	4. Instruction memory size: 16Kx32-bit ☐ Data memory size: 16Kx32-bit						
	5. Timescale: 1ns/10ps							
	6. Maximum Clock period: 20ns (50MHz)							
	PROG 0	Verification for 33 instruction						
Verification	PROG 1	Implentment Bubblesort algorithm for sorting						
vermeation	PROG 2	Implentment Multiplication						
	PROG 3	Implentment Greatest common divisor						


INTRODUCTION FOR DESIGN OF THE CPU							
SPEC							
PIPELINE STAGE	5						
INSTRUCTION	33						


FULL GRAPH















Detect if there is any load use data hazard pc_stall_stage1=

 $(id_exe_read_mem == 1'b1 \&\& (if_id_rs1_addr == id_exe_rd_addr \parallel if_id_rs2_addr == id_exe_rd_addr))?1'b1:1'b0;$

Detect if there is any jump signal happened at the same time and prevent pc_stall signal flush the jump action.

Jump signal has the priority

pc_st all=pc_jump_confirm?1'b0:pc_stall_stage1; instruction_stall=pc_stall;



Detect if there is any data hazard between memory and register \$rs1

rs1_mem_hazard=(mem_wb_write_reg==1'b1 && mem_wb_rd_addr!=5'd0 && mem_wb_rd_addr==rs1_addr)?1'b1:1'b0;

Detect if there is any data hazard between ALU and register \$rs1


rs1_exe_hazard=(exe_mem_write_reg==1'b1 && exe_mem_rd_addr!=5'd0 && exe_mem_rd_addr==rs1_addr)?1'b1:1'b0;

Detect if there is any data hazard between memory and register \$rs2


rs2_mem_hazard=(mem_wb_write_reg==1'b1 && mem_wb_rd_addr!=5'd0 && mem_wb_rd_addr==rs2_addr)?1'b1:1'b0;

Detect if there is any data hazard between ALU and register \$rs2

rs2_exe_hazard=(exe_mem_write_reg==1'b1 && exe_mem_rd_addr!=5'd0 && exe_mem_rd_addr==rs2_addr)?1'b1:1'b0;



MODULE



CONTROL FLOW

(for exe_mem stage and if _id stage)


Global rst is cpu's rst; jump and branch instruction will make [enable jump signal] active high; if brach conditiction is established then pc_jump control will active high enable to jump address. rst_data=global_rst?1'b1:(enable_jump ? (pc_jump_control ? local_rst:1'b0) :1'b0);

(for id_exe stage)

- 1.Global rst is cpu's rst;
- 2. Modele will check the pc_stall signal to decide whether pause the pipeline register or not.

Next, jump and branch instruction will make [enable jump signal] active high; if branch condition is established then pc_jump control will active high enable to jump address.

rst_data=global_rst?1'b1: (pc_stall ? 1'b1: (enable_jump ? (pc_jump_control ? local_rst:1'b0) :1'b0));



pc_stall signal will enable rewrite the instruction address again


enable_jump signal will enable to jump address.

if(pc_stall==1'b1)

pc_data=pc;


else


pc_data=enable_jump?(pc_jump_control?pc_jump_address:next_pc):next_pc;




			R-TY	PE IN	STRUCTI	ON VE	RIFIC	ATION			
INSTRUC	TIO	Macl	nine code								
N		0x0	062f2b3 and t0 t0 t1								
AND											
					wa	ve					
4				ID		EXE		MEM		WB	
ı № <mark>-></mark> /top_tb/TOP/cl	IIIar III /ton +h/T0P/o1k										
	Wer - /top_tb/TOP/rst										
√top_tb/T0P/co √top_tb/T		_out[31:0]	378		37c		380	X	384		388
Ver	1/DO[31;0]		fff0_0313					62_f2b3			
√top_tb/TOP/co √top_tb/T	re/cl/funt3[2:	0]	0					<u> </u>		7	
√top_tb/T0P/co √top_tb/T	re/cl/funt7[6;	0]	7f					1	0		
<pre> /top_tb/T0P/co /top_tb/T0P/co</pre>			13						33		
<pre>Ver</pre>			a	2442.20					9		
<pre>Ver</pre>			1_0010_0011_0100_0101_ 1_0010_0011_0100_0101_		<u> </u>						011_0100_0101_0110_0111_1000 011_0100_0101_0110_0111_1000
Ver Ø /top_tb/TOP/co				0							1111_1111_1111_1111_1111_1111
								1			
					Explai	4					
EXE stage	Decoder decode opcode:33,funt3:7,fun7:0 Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu Alu_rd_control signal=9 execute and function Alu_rd (ard)calculate the value that will store to the \$rd address										
MEM stage By pass the value calculate by Alu_rd Wb_control control the value calculate by Alu_rd to be the write back data.											
WB stage	Write	e_reg si	gnal enable	to write	e back dat	a in reg	ister				


		I-TYPE	INSTRUCTION V	ERIFICATION	ON					
INSTR	RUCTION	Machine code	Assembly code							
	LW	0x0002a283	V							
	_ , ,	011000 _01	wave		00 0(00)					
		△ 7,896,000	7,897,000		7,899,000	7,900,000				
			III	EXE	HEM UI	k <mark>.</mark>				
= G1	FOD 4-11.									
Wen → /top_tb/TOP/clk Wen → /top_tb/TOP/rst										
	TOP/core/lhd/pc_stall					1				
	FOP/core/pc_register_out[31	[0]	3f8		3fc	400				
	TOP/IM1/DO[31:0]		2_a283		141_0113	ffc1_230				
	TOP/core/dc/funt3[2:0]		2		1	0				
	[OP/core/dc/op_code[6:0]		3		1	13				
	FOP/core/adr/alu_addr_out[3		0	90ec	0	90e8				
	[OP/core/adr/imm_data[31:0]			0		00-0				
	OP/core/adr/src1[31:0] FOP/DM1/DO[31:0]	90f0	0 93 90ec	90ec	0 (93) 90e8	90e8				
Wer → /top_tb/			33 3060		33 3000					
	/TOP/core/rigt/mreg[5][31:	0]	90f0		90ec	90e8				
			Explanation	1	1					
ID	Decoder de	code opcode:3,funt.		-						
EXE stage		alculate the address				action.				
MEM stage	The address	s is divided by 4 to	be the real data me	mory address	S					
	The OE sign	nal is active high be	s active high because it connects with read mem signal							
	Wb_control	l control the value l	oaded from memo	ry to be the w	rite back data.					
WB stage		signal enable to wri s stored in register i	0	ister						






		S-TYPE	INSTRUCTION V	ERIFICATION							
INSTI	RUCTION	Machine code	fachine code Assembly code								
	SB	0xfe542e23									
			wave								
= G1 · Wer → /top_tb · Wer → /top_tb			ID	EXE	MEM MB						
	o/TOP/core/pc_register_out o/TOP/IM1/DO[31:0]	[31:0] 7f4 ffe4_2a23 (7f8 ffe4_09a3	7fc 4_2623	800 04_2283	804 2303					
· War ▶- /top_th	o/TOP/core/dc/funt3[2:0] o/TOP/core/dc/op_code[6:0]	2	0 35		2	J					
· ⊍er 📄 /top_tb	o/TOP/core/cl/funt3[2:0] o/TOP/core/cl/op_code[6:0]	2	0 23		2						
· Wer 📭 /top_th	o/TOP/cone/adr/alu_addr_out		8080	807f	8078	807c					
· Wer 📄 /top_th	o/TOP/core/adr/imm_data[31: o/TOP/core/adr/src1[31:0]		ffff_fff4	ffff_fff3	ffff_ffec 808c	ffff_fff0					
	tb/TOP/core/rigt/mreg[5][3 n/TOP/core/div4/quotient[31		2021	2020	f 201f	201e					
	o/TOP/core/div4/reminder[31 o/TOP/DM1/WEB[3:0]	1:0]	0 e	0	3 7	0					
	/TOP/DM1/DI[31:0]	1234_5678	78	1234_5678	7800_0000	1234_5678					
	T		Explanation	l							
ID		code opcode:35funt									
stage		_	ed_control control	the imm data							
		dule activate the w									
	Control mo	dule activate the lo	w byte write signal								
EXE	Alu rd (ard	l)calculate the value	e that will store to t	he \$rd address							
stage		tion way is selected		ne gra address							
stage	The careara	cion way is selected	by uiu_control								
MEM		•	be the real data me	mory address an	d the written byte	s will selected					
stage	by reminde	r.									
	(F) 4 1 · 4	. 1. 11101	41 1 1 4 4			01.4					
	The 4 bits s	The 4 bits signal is 1110 because the low byte control signal only allow write in the low 8bits data.									
	The data fr	om register is store	d in negedge cycle								
	The data in	om register is store	a in negetige cycle								
WB	NO ACTIO)N									
stage		•									
0											








INSTI	RUCTION	U-T Machine co		ION VERIFICAT Asse	Management of the control of the con					
	LUI	0x 1357931			t2 0x13579					
		0.1 200 150	<u>l</u>	ave	<u> 01120017</u>					
		A 8,405,900 1 I	, 8,405,500 , , 8,406,000 , ,	8,496,500	8,497,500 , , 8,498,0)00 _{1 , 1 ,} 8,498,500	0 , , 8,409,000 , ,			
= G1			ĮID	∳ EXE	MEH	WB				
- 61 <mark> </mark>	/T0P/c1k									
Wer /top_tb/										
	/TOP/core/pc_register_out[3	1:0] af0	af4	af8	afc		Ь00			
	/TOP/IM1/DO[31;0]	f* 1		0333 62_6		54_2023	44_0			
	/TOP/core/dc/op_code[6:0] /TOP/core/cl/alu_rd_control	[4:6]	55 21	5	0		35			
	/TOP/core/cl/write_reg	[410]	21		٧.					
	/TOP/core/ard/alu_rd_data[3	1:0] 0	4294963200	324505600		324501504				
	/TOP/core/ard/imm_data[31:0		ffff_f000	1357_9000	7		6			
Wer 🔯 ∕top_t	b/TOP/core/rigt/mreg[7][31:	:0]		1357_9ad4						
D	<u></u>	code opcode:5		nation						
EXE stage	Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu Alu_rd_control signal 21 execute and function Alu_rd (ard)calculate the value that will store to the \$rd address By pass the value calculate by Alu_rd									
stage	Wb_contro	l control the v	alue calculate by A	.lu_rd to be the w	rite back dat	ta.				
WB stage			o write back data i ister in 5 stage	n register						

		J-TYPE	INSTRUCT	ION VER	IFICAT	ION					
	UCTION	Machine code Assembly code									
J	AL	0x0080036f			Ja	d t1,b10					
		6 1., 18,431,009 1., 1., 8	W8 4411,500 ₁ 8,412,000	ave	1 , 1 , 18,413,400) , , 8,413,50	}	} _{, ,} _{8,} 41,4,50	00 , , 8,445,90		
= G1 → /top_tb/TOP/ → /top_tb/TOP/			1	EXE		#MEM		WB.			
	core/pc_register_out[31:0	b08 / fff*Y 80_03	b0c 6f Y	12_e293	Ь1 0	397	b14 Y	3_8393	ь10 Y		
or ▶️ /top_tb/TOP/	core/dc/op_code[6:0] core/cl/alu_rd_control[4:	55	111		19		23		0		
er 🗻 /top_tb/TOP/	core/apc/alu_pc_control[2 core/cl/write_reg		0		7						
or /top_tb/TOP/	core/ard/alu_rd_data[31:0		ffff_f000		b0c	X	ffff_f001				
Wer Ø /top_tb/T0	P/core/rigt/mreg[6][31:0]			1357_8000				\ 			
፴ 🚹 /top_tb/TOP/	core/ard/imm_data[31:0] core/ard/pc[31:0]	4 600	-1000 b04		8 b08		1 b0c				
or Dr. /top_tb/TOP/	core/apc/pc_jump_address[31:0]	0		Ь10	X.					
	T			nation							
ID		ecode opcode:111fu		4 1 41		4					
stage		odule'output exten odule activate the v					ho olu <i>r</i> e	d function	n with		
		trol signal=14	write reg sign	ai Culti ui	inouuic	Control	ne aiu_i	i function	II WILII		
		odule control the a	lu_rd functio	n with alu	pc cont	rol signal	=7				
		odule activate the e			•	J					
EXE	A 1	4 J-44 4b - b	11		C			41	-4- •		
EXE stage	memory of	ector detect the har	zaru signai pi	roaucea b	y torwar	aing uni	and cho	ose the a	ata in		
suge	•		rol signal=14 execute and function								
		d)calculate the val			\$rd add	ress					
MEM	Alu PC do	etermine to jump to	the address	nc±immin	the nex	zt evlee					
stage		e value calculate by		рс+инин	i the nex	ti cyice					
suge	v 1	ol control the value	_	Alu rd to	be the v	vrite bacl	k data.				
			·	_							
WB	Write re	g signal enable t	to write hac	k data in	regist <i>a</i>	er					
stage		0 0	signal enable to write back data in register is stored in register in 5 stage								
											



LESSON I LEARNED

經由這次的作業 除了複習以前學過的計算機組織架構,也體認到實作

時 考慮控制的因素會非常多,例如當我 compile 已經過 program0

卻無法過 program1 的原因在於當我執行 jump 指令時,若前一刻有

load data hazard 的出現則可能會覆蓋掉 jump 訊號 經由修改過後

就可以 compile 過了, 這時我之前學習計組時 沒有想到的問題, 而恰

巧 program() 沒有測試到 LW 接續 JUMP 指令的 pattern 導致會有

program 0 過 program 1 沒過的情形發生。此次實作 讓我對 CPU 架

構更為熟悉 獲益良多