

VLSI System Design (Graduate Level)
Fall 2020

HOMEWORK I
REPORT

Must do self-checking before submission:

- ☒ **Compress all files described in the problem into one tar**
- ☒ **All SystemVerilog files can be compiled under SoC Lab environment**
- ☒ **All port declarations comply with I/O port specifications**
- ☒ **Organize files according to File Hierarchy Requirement**
- ☒ **No any waveform files in deliverables**

Student name: 杜冠勳
Student ID: N26094883

SUMMARY

Requirements	implement a simplified pipeline CPU with the following features	
	1. Implement the 33 instructions	
	2. The number of pipeline stage is 5.	
	3. Register File size: 32x32-bit → x0 is read only 0.	
	4. Instruction memory size: 16Kx32-bit <input type="checkbox"/> Data memory size: 16Kx32-bit	
	5. Timescale: 1ns/10ps	
Verification	6. Maximum Clock period: 20ns (50MHz)	
	PROG 0	Verification for 33 instruction
	PROG 1	Implement Bubblesort algorithm for sorting
	PROG 2	Implement Multiplication
	PROG 3	Implement Greatest common divisor

INTRODUCTION FOR DESIGN OF THE CPU

SPEC


PIPELINE STAGE

5


INSTRUCTION

33

FULL GRAPH




STAGE1 INSTRUCTION FETCH




MODULE	FUNCTION	SPECIAL_DESIGN
DIDER4	Get the Instruction Address by dividing the pc_counter result by4	Using shift right 2 bits instead using the divider which can reduce hardware area.
PAUSE_INSTRUCTION	If there is any load use data hazard happen,this module will enable to pause the instruction. The instruction and pc value will be rewrited to the register in next clock.	NONE
rst_contoller	If there is any branch happen this module will enable flush the register. The module will be more detailed discuss later.	NONE

STAGE2 INSTRUCTION DECODE & STAGE5 WRITE BACK




MODULE	FUNCTION	SPECIAL DESIGN
DECODER	Decoding 33 bits instruction into different elements which is used for the following module	NONE
SIGNED UNSIGNED EXTENDED_SELECT_IMM	Make the Immediate data referring to the type of the instruction	NONE
REG	32×32-bit. registers	Posedge clk write back Negedge clk read data
CONTROL	Make the Control signal	NONE
rst_contoller	If there is any branch or load use data hazard happen this module will enable flush the register. The module will be more detailed discuss later.	NONE

STAGE3 ALU EXECUTION



MODULE	FUNCTION	SPECIAL_DESIGN
ALU_IN	Data hazard signal will be the input module will decide the input of the alu.	NONE
ALU_RD	calculate for the data store in \$rd	NONE
ALU_ADDR	calculate for the Data memory's Address which will be stored data next clock.	NONE
PC_ADDR	calculate the jumping address and make the signal to enable the system jump or not.	NONE
rst_contoller	If there is any branch happen this module will enable flush the register. The module will be more detailed discuss later.	NONE

STAGE4 WRITE OR READ MEMORY




MODULE	FUNCTION	SPECIAL_DESIGN
DIVIDER4	<p>Divide the address value by 4 Quotient will be the real address value of data memory</p> <p>Reminder will be used for LB SB instruction to load and store data to the corresponding byte.</p>	Using shift right 2 bits instead using the divider which can reduce hardware area.
LOW_BYTE_CONTROL	Control for LB SB instruction to load and store data to the corresponding byte.	NONE
WB_CONTROL	Wb_control signal will decide data from memmory and alu writing back to rd register	NONE

OTHER CONTROL MODULE

LOAD_DATA_HAZARD

MODULE



CONTROL FLOW

Detect if there is any load use data hazard

pc_stall_stage1=

$(id_exe_read_mem == 1'b1 \ \&\& \ (if_id_rs1_addr == id_exe_rd_addr \ || \ if_id_rs2_addr == id_exe_rd_addr)) ? 1'b1 : 1'b0;$

Detect if there is any jump signal happened at the same time and prevent pc_stall signal flush the jump action.


Jump signal has the priority

$pc_stall = pc_jump_confirm ? 1'b0 : pc_stall_stage1;$

$instruction_stall = pc_stall;$

FORWARDING UNIT

MODULE



CONTROL FLOW

Detect if there is any data hazard between memory and register \$rs1

$rs1_mem_hazard = (mem_wb_write_reg == 1'b1 \ \&\& \ mem_wb_rd_addr != 5'd0 \ \&\& \ mem_wb_rd_addr == rs1_addr) ? 1'b1 : 1'b0;$

Detect if there is any data hazard between ALU and register \$rs1


$rs1_exe_hazard = (exe_mem_write_reg == 1'b1 \ \&\& \ exe_mem_rd_addr != 5'd0 \ \&\& \ exe_mem_rd_addr == rs1_addr) ? 1'b1 : 1'b0;$


Detect if there is any data hazard between memory and register \$rs2

$rs2_mem_hazard = (mem_wb_write_reg == 1'b1 \ \&\& \ mem_wb_rd_addr != 5'd0 \ \&\& \ mem_wb_rd_addr == rs2_addr) ? 1'b1 : 1'b0;$

Detect if there is any data hazard between ALU and register \$rs2

$rs2_exe_hazard = (exe_mem_write_reg == 1'b1 \ \&\& \ exe_mem_rd_addr != 5'd0 \ \&\& \ exe_mem_rd_addr == rs2_addr) ? 1'b1 : 1'b0;$

MODULE	<div>rst_controller</div> <div>left side (for exe_mem stage and if_id stage)</div> <div>right side (id_exe stage)</div>
	
CONTROL FLOW	
<p>(for exe_mem stage and if_id stage)</p> <p>Global rst is cpu's rst ; jump and branch instruction will make [enable jump signal] active high;</p> <p>if brach conditition is established then pc_jump control will active high enable to jump address.</p> <pre>rst_data=global_rst?1'b1:(enable_jump ? (pc_jump_control ? local_rst:1'b0) :1'b0);</pre>	
<p>(for id_exe stage)</p> <p>1.Global rst is cpu's rst ;</p> <p>2.Modele will check the pc_stall signal to decide whether pause the pipeline register or not.</p> <p>Next, jump and branch instruction will make [enable jump signal] active high; if branch condition is established then pc_jump control will active high enable to jump address.</p> <pre>rst_data=global_rst?1'b1: (pc_stall ? 1'b1: (enable_jump ? (pc_jump_control ? local_rst:1'b0) :1'b0));</pre>	



CONTROL FLOW

```
pc_stall signal will enable rewrite the instruction address again

enable_jump signal will enable to jump address.

if(pc_stall==1'b1)

    pc_data=pc;

else


    pc_data=enable_jump?(pc_jump_control?pc_jump_address:next_pc):next_pc;
```

R-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION	Machine code	Assembly code
ADD	0x006282b3	add t0 t0 t1
<div><div>1</div><div><div>Ver</div><div>/top_tb/TOP/clk</div></div><div>> 1</div><div><div>Ver</div><div>/top_tb/TOP/rst</div></div><div>0</div><div><div>Ver</div><div>/top_tb/TOP/core/pc_register_out[31:0]</div></div><div>140</div><div><div>Ver</div><div>/top_tb/TOP/IML/DO[31:0]</div></div><div>2b3</div><div><div>Ver</div><div>/top_tb/TOP/core/cl/alu_rd_control[4:0]</div></div><div>0</div><div><div>Ver</div><div>/top_tb/TOP/core/cl/op_code[6:0]</div></div><div>33</div><div><div>Ver</div><div>/top_tb/TOP/core/ard/alu_rd_data[31:0]</div></div><div>-3</div><div><div>Ver</div><div>/top_tb/TOP/core/ard/src1_signed[31:0]</div></div><div>-3</div><div><div>Ver</div><div>/top_tb/TOP/core/ard/src2_signed[31:0]</div></div><div>-1</div></div> <div><div>130</div><div>134</div><div>138</div><div>13c</div><div>140</div><div>fff0_0313</div><div>62_82b3</div><div>a</div><div>0</div><div>13</div><div>33</div><div>0</div><div>-1</div><div>-2</div><div>-3</div><div>0</div><div>-1</div><div>-2</div><div>-3</div><div>0</div><div>-1</div></div>		
Explanation		
ID stage	control module(cl) produce alu_rd_signal(function of the alu);active write_reg signal; and register(right)read the data by the address decode by decoder Decoder decode opcode:33	
EXE stage	Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu Alu_rd (ard)calculate the value that will store to the \$rd address	
MEM stage	By pass the value calculate by Alu_rd Wb_control control the value calculate by Alu_rd to be the write back data.	
WB stage	Write_reg signal enable to write back data in register	

R-TYPE INSTRUCTION VERIFICATION

INSTRUCTION AND	Machine code	Assembly code
	0x0062f2b3	and t0 t0 t1

	wave
--	-------------



Explanation	
-------------	--


ID stage	control module(cl) produce alu_rd_signal(function of the alu);active write_reg signal; and register(rigt)read the data by the address decode by decoder Decoder decode opcode:33,funt3:7,fun7:0
EXE stage	Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu Alu_rd_control signal=9 execute and function Alu_rd (ard)calculate the value that will store to the \$rd address
MEM stage	By pass the value calculate by Alu_rd Wb_control control the value calculate by Alu_rd to be the write back data.
WB stage	Write_reg signal enable to write back data in register

I-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION	Machine code	Assembly code
LW	0x0002a283	Lw t0 0(t0)
<div> <div> <div># G1</div> <div> <div>/top_tb/TOP/clock</div> <div>/top_tb/TOP/rst</div> <div>/top_tb/TOP/core/lhd/pc_stall</div> <div>/top_tb/TOP/core/pc_register_out[31:0]</div> <div>/top_tb/TOP/IML/IO[31:0]</div> <div>/top_tb/TOP/core/dc/funt3[2:0]</div> <div>/top_tb/TOP/core/dc/op_code[6:0]</div> <div>/top_tb/TOP/core/alu_addr_out[31:0]</div> <div>/top_tb/TOP/core/alu_imm_data[31:0]</div> <div>/top_tb/TOP/core/alu_src1[31:0]</div> <div>/top_tb/TOP/IML/IO[31:0]</div> <div>/top_tb/TOP/IML/OE</div> <div>/top_tb/TOP/core/rigt/wreg[5][31:0]</div> </div> </div> <div> <div>wave</div> </div> </div>		
Explanation		
ID stage	<p>Decoder decode opcode:3,funt3:2</p> <p>Control module'output extended_control control the imm data</p> <p>Control module produce read mem signal</p>	
EXE stage	<p>Alu_addr calculate the address(alu_addr_out) that is going to load data.</p> <p>Because there is a load data hazard ,the pc_stall signal active high to pause instruction.</p>	
MEM stage	<p>The address is divided by 4 to be the real data memory address</p> <p>The OE signal is active high because it connects with read mem signal</p> <p>Wb_control control the value loaded from memory to be the write back data.</p>	
WB stage	<p>Write_reg signal enable to write back data in register</p> <p>The value is stored in register in 5 stage</p>	


I-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION ADDI	Machine code 0xff00293	Assembly code addi t0 t0 -1
<div> <div> <pre> # G1 Ver /top_tb/TOP/clk Ver /top_tb/TOP/rst Ver /top_tb/TOP/core/pc_register_out[31:0] Ver /top_tb/TOP/IM1/D0[31:0] Ver /top_tb/TOP/core/dc/funt3[2:0] Ver /top_tb/TOP/core/dc/op_code[6:0] Ver /top_tb/TOP/core/cl/alu_rd_control[4:0] Ver /top_tb/TOP/core/ard/alu_rd_data[31:0] Ver /top_tb/TOP/core/ard/imm_data[31:0] Ver /top_tb/TOP/core/ard/src1[31:0] Ver /top_tb/TOP/core/rigt/wreg[5][31:0] </pre> </div> <div> <p>wave</p> </div> </div>		
Explanation		
ID stage	Decoder decode opcode:19funt3:0,alu_control:10 Control module'output extended_control control the imm data	
EXE stage	Alu_addr calculate the address(alu_addr_out) that is going to load data. The calculation way is selected by alu_control	
MEM stage	By pass the value calculate by Alu_rd Wb_control control the value calculate by Alu_rd to be the write back data.	
WB stage	Write_reg signal enable to write back data in register The valus is stored in register in 5 stage	

S-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION SW	Machine code	Assembly code
	0xfe542e23	Sw t0,-4(s0)
<div> <div> <div># G1</div> <div> <div>Ver</div> <div>/top_tb/TOP/clk</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/rst</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/pc_register_out[31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/IM1/IO[31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/dc/funt3[2:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/dc/op_code[6:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/c1/funt3[2:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/c1/op_code[6:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/adr/alu_addr_out[31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/adr/imm_data[31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/adr/src1[31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/core/riqt/mreg[5][31:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/DM1/WEB[3:0]</div> </div> <div> <div>Ver</div> <div>/top_tb/TOP/DM1/DI[31:0]</div> </div> </div> <div> <div>wave</div> </div> </div>		
Explanation		
ID stage	<p>Decoder decode opcode:35funt3:2</p> <p>Control module'output extended_control control the imm data</p> <p>Control module activate the write mem signal</p>	
EXE stage	<p>Alu_rd (ard)calculate the value that will store to the \$rd address</p> <p>The calculation way is selected by alu_control</p>	
MEM stage	<p>The address is divided by 4 to be the real data memory address</p> <p>The 4 bits signal is active low because it connects with read mem signal</p> <p>The data from register is stored in negedge cycle</p>	
WB stage	NO ACTION	

S-TYPE INSTRUCTION VERIFICATION																																																																																						
INSTRUCTION SB	Machine code	Assembly code																																																																																				
	0xfe542e23	Sw t0,-4(s0)																																																																																				
wave																																																																																						
<div><div><div>61</div><div><div>Ver</div><div><div>/top_tb/TOP/clk</div><div>/top_tb/TOP/rst</div><div>/top_tb/TOP/core/pc_register_out[31:0]</div><div>/top_tb/TOP/IML/D0[31:0]</div><div>/top_tb/TOP/core/dc/funt3[2:0]</div><div>/top_tb/TOP/core/dc/op_code[6:0]</div><div>/top_tb/TOP/core/cl/funt3[2:0]</div><div>/top_tb/TOP/core/cl/op_code[6:0]</div><div>/top_tb/TOP/core/adr/alu_addr_out[31:0]</div><div>/top_tb/TOP/core/adr/imm_data[31:0]</div><div>/top_tb/TOP/core/adr/src1[31:0]</div><div><div>Ver</div><div><div>/top_tb/TOP/core/rigt/wreg[5][31:0]</div><div>/top_tb/TOP/core/div4/quotient[31:0]</div><div>/top_tb/TOP/core/div4/remainder[31:0]</div><div>/top_tb/TOP/DML/WEB[3:0]</div><div>/top_tb/TOP/DML/DI[31:0]</div></div></div></div></div></div></div>	<table><tr><th>Signal</th><th>Slot 1</th><th>Slot 2</th><th>Slot 3</th><th>Slot 4</th><th>Slot 5</th></tr><tr><td>7f4</td><td>7f8</td><td>7fc</td><td>800</td><td>804</td><td></td></tr><tr><td>ffe4_2a23</td><td>ffe4_09a3</td><td>ffe4_2623</td><td>ff04_2283</td><td>fec4_2303</td><td></td></tr><tr><td>2</td><td>0</td><td></td><td>2</td><td></td><td></td></tr><tr><td></td><td>35</td><td></td><td></td><td>3</td><td></td></tr><tr><td>2</td><td>0</td><td></td><td>2</td><td></td><td></td></tr><tr><td></td><td>23</td><td></td><td></td><td>3</td><td></td></tr><tr><td>8084</td><td>8080</td><td>807f</td><td>8078</td><td>807c</td><td></td></tr><tr><td>ffff_fff8</td><td>ffff_fff4</td><td>ffff_fff3</td><td>ffff_ffec</td><td>ffff_fff0</td><td></td></tr><tr><td></td><td></td><td></td><td>808c</td><td></td><td></td></tr><tr><td></td><td></td><td></td><td>f</td><td></td><td></td></tr><tr><td>2022</td><td>2021</td><td>2020</td><td>201f</td><td>201e</td><td></td></tr><tr><td>0</td><td>e</td><td>0</td><td>7</td><td>0</td><td></td></tr><tr><td>1234_5678</td><td>78</td><td>1234_5678</td><td>7800_0000</td><td>1234_5678</td><td></td></tr></table>	Signal	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	7f4	7f8	7fc	800	804		ffe4_2a23	ffe4_09a3	ffe4_2623	ff04_2283	fec4_2303		2	0		2				35			3		2	0		2				23			3		8084	8080	807f	8078	807c		ffff_fff8	ffff_fff4	ffff_fff3	ffff_ffec	ffff_fff0					808c						f			2022	2021	2020	201f	201e		0	e	0	7	0		1234_5678	78	1234_5678	7800_0000	1234_5678		
Signal	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5																																																																																	
7f4	7f8	7fc	800	804																																																																																		
ffe4_2a23	ffe4_09a3	ffe4_2623	ff04_2283	fec4_2303																																																																																		
2	0		2																																																																																			
	35			3																																																																																		
2	0		2																																																																																			
	23			3																																																																																		
8084	8080	807f	8078	807c																																																																																		
ffff_fff8	ffff_fff4	ffff_fff3	ffff_ffec	ffff_fff0																																																																																		
			808c																																																																																			
			f																																																																																			
2022	2021	2020	201f	201e																																																																																		
0	e	0	7	0																																																																																		
1234_5678	78	1234_5678	7800_0000	1234_5678																																																																																		
Explanation																																																																																						
ID stage	Decoder decode opcode:35funt3:0 Control module'output extended_control control the imm data Control module activate the write mem signal Control module activate the low byte write signal																																																																																					
EXE stage	Alu_rd (ard)calculate the value that will store to the \$rd address The calculation way is selected by alu_control																																																																																					
MEM stage	The address is divided by 4 to be the real data memory address and the written bytes will selected by reminder. The 4 bits signal is 1110 because the low byte control signal only allow write in the low 8bits data. The data from register is stored in negedge cycle																																																																																					
WB stage	NO ACTION																																																																																					

B-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION BEQ	Machine code	Assembly code
	0x02628863	Beq t0,t1 858
wave		
		
Explanation		
ID stage	Decoder decode opcode:99funt3:0 Control module'output extended_control control the imm data Control module activate the enable jump signal Control module control the alu_pc function with alu pc control signal=1	
EXE stage	Alu_PC determine whether to jump or not. src1!=src2 in this section which will not activate jump signal The next pc address isn't jump	
MEM stage	NO ACTION	
WB stage	NO ACTION	

B-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION	Machine code	Assembly code
BNE	0x 00531c63	Bne t1,t0,8b8
<div> <div> <pre># C1 /top_tb/TOP/clk /top_tb/TOP/rst /top_tb/TOP/core/pc_register_out[31:0] /top_tb/TOP/IML/D0[31:0] /top_tb/TOP/core/dc/op_code[6:0] /top_tb/TOP/core/cl/alu_pc_control[2:0] /top_tb/TOP/core/dc/funt3[2:0] /top_tb/TOP/core/apc/enable_jump /top_tb/TOP/core/apc/src1[31:0] /top_tb/TOP/core/apc/src2[31:0] /top_tb/TOP/core/pt1/pc_jump_control /top_tb/TOP/core/pt1/pc_data[31:0] /top_tb/TOP/core/pt1/pc_jump_address[31:0]</pre> </div> <div> <p>wave</p> </div> </div>		
Explanation		
ID stage	<p>Decoder decode opcode:99funt3:1</p> <p>Control module'output extended_control control the imm data</p> <p>Control module activate the enable jump signal</p> <p>Control module control the alu_pc function with alu pc control signal=2</p>	
EXE stage	<p>Alu_PC determine whether to jump or not. src1==src2 in this section which will not activate jump signal</p> <p>The next pc address isn't jump</p>	
MEM stage	NO ACTION	
WB stage	NO ACTION	

U-TYPE INSTRUCTION VERIFICATION		
INSTRUCTION AUIPC	Machine code	Assembly code
	0x 00000297	Auipc t0 0x0
wave		
		
Explanation		
ID stage	Decoder decode opcode:23 Control module'output extended_control control the imm data Control module enable the write reg signal Control module control the alu_ed function with alu rd control signal=20	
EXE stage	Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu Alu_rd_control signal=9 execute and function Alu_rd (ard)calculate the value that will store to the \$rd address	
MEM stage	By pass the value calculate by Alu_rd Wb_control control the value calculate by Alu_rd to be the write back data.	
WB stage	Write_reg signal enable to write back data in register The valus is stored in register in 5 stage	


U-TYPE INSTRUCTION VERIFICATION

INSTRUCTION
LUI

Machine code
0x 135793b7

Assembly code
Lui t2 0x13579

wave



Explanation

ID stage	<p>Decoder decode opcode:55</p> <p>Control module'output extended_control control the imm data</p> <p>Control module activate the write reg signal</p> <p>Control module control the alu_rd function with alu rd control signal=21</p>
EXE stage	<p>Alu_in_selector detect the hazard signal produced by forwarding unit and choose the data in memory or alu</p> <p>Alu_rd_control signal 21 execute and function</p> <p>Alu_rd (ard)calculate the value that will store to the \$rd address</p>
MEM stage	<p>By pass the value calculate by Alu_rd</p> <p>Wb_control control the value calculate by Alu_rd to be the write back data.</p>
WB stage	<p>Write_reg signal enable to write back data in register</p> <p>The valus is stored in register in 5 stage</p>

SUPER LINT ANALYZE	
TOTAL LINES:1943	
<pre>2005 total [khduh@ncku src]\$ wc -l *.sv 20 alu_addr_rtl.sv 77 alu_in_selector_rtl.sv 123 alu_pc_rtl.sv 132 alu_rd_rtl.sv 312 control_rtl.sv 472 cpu_rtl.sv 50 decoder_rtl.sv 19 divider4_rtl.sv 21 exe_mem_rst_controller_rtl.sv 34 forwarding_unit_rtl.sv 25 id_exe_rst_controller_rtl.sv 22 if_id_rst_controller_rtl.sv 65 imm_extended_rtl.sv 57 imm_extended_tb.sv 29 load_hazard_rtl.sv 50 low_byte_control_read_data_rtl.sv 63 low_byte_control_write_data_rtl.sv 21 pause_instruction_controller_rtl.sv 20 pause_pc_controller_rtl.sv 38 pc_controller_rtl.sv 111 register_rtl.sv 99 SRAM_wrapper.sv 61 top.sv 22 wb_controller_rtl.sv 1943 total</pre>	
WARNING:62	1-62/1943*100%=97%
MOST FREQUENT WARNING/ERRORS IN YOUR CODE	
Module name not comparing	
Modify	For example change cpu_rtl.sv to cpu_rtl
Default statement isn't require	<p>on. The default clause is not required"</p> <p>on. The default clause is not required"</p> <p>src cl LHS operand is 7 bits RHS operand is 3</p>
Modify	If the case statement is full case delete the default case
After fixing the problem	
WARNING58	1-58/1943*100%=98%

LESSON I LEARNED

經由這次的作業 除了複習以前學過的計算機組織架構,也體認到實作時 考慮控制的元素會非常多,例如當我 compile 已經過 program0 卻無法過 program1 的原因在於當我執行 jump 指令時,若前一刻有 load data hazard 的出現則可能會覆蓋掉 jump 訊號 經由修改過後 就可以 compile 過了,這時我之前學習計組時 沒有想到的問題,而恰巧 program0 沒有測試到 LW 接續 JUMP 指令的 pattern 導致會有 program 0 過 program 1 沒過的情形發生。此次實作 讓我對 CPU 架構更為熟悉 獲益良多