

System and Devices (SYS 3)

Tutorial Lecture 4 : Cache Memory

Dr Pengcheng Liu

Cache Block Concepts

For a 32KB direct mapped cache with 64 byte cache block, give the address of the starting byte of the first word in the block that contains the address 0X7245E824.

Index and Offset Calculations

A cache has 512 KB capacity, 4B word, 64B block size and 8-way set associative. The system is using 32 bit address. Given the following addresses, which set of cache will be searched and specify which word of the selected cache block will be forwarded if it is a hit in cache?

(a) 0X ABC89984 (b) 0X 485669AC

Tag and Data Array Access

It takes 3 ns to access a tag array value and 4.2 ns to access a data array, 1.3 ns to perform hit/miss comparison and 1 ns to return the selected data to processor. Answer the following questions:

- (1) What is the cache hit latency of the system?
- (2) What is the cache hit latency of the system if hit/miss comparison will take 0.6 ns?
- (3) What would be the hit latency if both tag and data array access take 3.5 ns and hit/miss comparison take 1 ns?

Multilevel Caches

Assume a 2-level cache system with the following specifications.
L1 Hit Time = 1 cycle, L1 Miss Rate = 2.5%, L2 Hit Time = 6 cycles,
L2 Miss Rate = 17% (% L1 misses that miss), L2 Miss Penalty =
120 cycles. Compute the average memory access time.