## Discussion 9 (week 10)

**Concurrent Programming and Final Review** 

**Brandon Wu** 

#### Reminders

- Final is Tuesday 12/16 8:00AM 11:00AM
- Super office hour Monday 10AM-4PM in 4670 Boelter Hall
- Course Evaluations please evaluate me!

#### Concurrent Processes

- Process is an abstraction of a running program
- A process context describes its state
  - Registers
  - Virtual address space
- Fork spawns a child process
  - Duplicates the context

## Processes are Expensive!

- OS overhead in creating a process
- Sharing state information is tough
  - Process have separate Virtual Address space
  - Must communicate via OS IPC (interprocess communication
- On the other hand, processes are hard to screw up, cannot accidentally step on memory of another process


#### **Threads**

- Threads are logical flow that share context of program
- Has its own "agenda"
  - Can execute independently of its peers
  - Has private set of registers and stack
- Shares <u>process context</u> with all other threads within process
  - Share the same addr space



## Thread context and Sharing

- Threads have their own context
  - Stack
  - General purpose registers
- Can share global variables with other threads within the process



OS <u>does not</u> guarantee order of execution across threads!

OS also <u>does not</u> guarantee exclusion

```
volatile int count = 0;
int main() {
  pthread create(&tid1, NULL, thread, &arg);
  pthread create(&tid2, NULL, thread, &arg);
  return 0;
void* thread(void *arg) {
  num = *(int*) arg);
  for (int i=0; i<num; i++)
    count++;
```

## Thread concurrency

- After tid1 and tid2 terminate, we expect count
   = 2\*arg but it doesn't
- Threads can execute concurrently, even in parallel
- We don't guarantee exclusion of shared resources
- Unguarded modification of shared data results in race conditions

## Mutual Exclusion: Semaphores

- A global variable used only to control access to other global variables
- Two operations on a semaphore s:
  - Down: P(s) return (s > 0) ? -- s : RETRY
  - Up: V(s) performs ++s
- In C library:

```
int sem_init(sem_t* sem, 0, unsigned val);
int sem_wait(sem_t* s); /* P(s) */
int sem_post(sem_t* s); /* V(s) */
```

# **Up** and **Down** operations must be <u>atomic</u>. WHY?

## Semaphores

Semaphores with value = 1 are <u>Locks</u>

- s == 1 → unlocked
- $s == 0 \rightarrow locked$
- P(s) → attempt to acquire lock s
- V(s) → unlock s



Binary semaphores sometimes called <u>Mutexes</u>

#### Fixing the multi-threaded Counting Problem

```
volatile int count = 0;
sem t mutex;
void* thread(void* arg) {
  sem wait(&mutex); /* P(&mutex) */
  count++;
  sem post(&mutex); /* V(&mutex) */
```

#### Readers-Writers Problem

- Two types of players: readers and writers
- Many readers can read the value at the same time
- Modifying (writing) the value requires <u>exclusive</u> access

#### Readers-Writers Problem

```
/* GLOBAL VARIABLES */
int readcnt = 0;
sem_t rc_mutex, wlock; /* initially 1 */
```

#### The Reader

```
void reader( ) {
  sem wait(&rc mutex); // P(&rc mutex)
  readcnt++;
  if (readcnt == 1)
    sem wait(&wlock);
                               // P (&wlock)
  sem post(&rc mutex); // V(&rc mutex)
  // Reading happens...
  sem wait(&rc mutex); //R(&rc mutex);
  readcnt --;
  if (readcnt == 0)
    sem post(&wlock);
                              // V(&wlock);
  sem post(&rc mutex); //V(&rc mutex);
```

#### The Reader

- rc\_mutex protects access to readcnt
  - Readers modify this
- wlock is the lock required to obtain exclusive access to the data
  - Writer cannot have this while there are active readers

#### The Writer

```
void writer() {
  sem wait(&wlock); // Acquire write lock
  ... do some writing
  sem post(&wlock); // Release write lock
```

#### First Readers-Writers Problem

- This implementation favors <u>readers</u>
- While there is at least one reader, writer must wait
- If readers keep coming, writer never executes
  - This is an example of <u>starvation</u>

#### **CHAPTER 2: DATA REPRESENTATION**

Floating Point Conversions

## IEEE Floating Point Recap

Decimal value x = (-1)^s \* 2^(E-BIAS) \* M

S Exponent Mantissa

- Where BIAS =  $2^{(k-1)-1}$
- Normalized FP:
  - When E!= 0
- Denormalized
  - E == 0, exponent = 1 BIAS

## Floating Point Example

- Consider 9 bit floating point
- 3 bit exponent, 5 bit mantissa
- What is the bias
- What is the smallest possible range beweteen two representatable values?
- What is the range of numbers where the difference between any two representable numbers is > 2^-5

## Example from Uen-Tao

Consider the two floating point representations:

A: 0 000 00000 (three exp, five fraction)

B: 0 00000 000 (five exp, three fraction)

What are the closest Format B approximations for the Format A value:

0 000 10101

## Floating Point Example

- Format A:
- 0 000 10101
- Bias = 3
- E = 1 Bias = -2 (Denormalized)
- V = 2-2 \* (1/2 + 1/23 + 1/25) = 2-3 \* (1 + 1/22 + 1/24) = .1640625
- Format B:
- Format B has enough range in the exponent bits to represent the full exponent range of format A.
- Bias = 15
- E = -3 = e Bias
- e = 12
- We want this V to equal the V from format A (2-3 \* (1 + 1/22 + 1/24))

## Floating Point Example

However, it is impossible to represent this in format B

$$V = 2-3 * (1 + 1/22 + 1/24)$$

Format B only has three fractional bits and cannot represent a fractional contribution of 1/24

Rounding down solution:

$$V = 2-3 * (1 + 1/22) = .15625$$

0 01100 010

Rounding up solution:

$$V = 2-3 * (1 + 1/22 + 1/23) = .171875$$

0 01100 011

### **CHAPTER 3: MACHINE CODE**

Reverse Engineering and Stack Discipline


## Inferring Operation Suffix

• If you can, look to the destination size


```
mov_ $0x7, %ebx
add_ %ecx, %edx
sar_ %al, %edi
sub_ 0x63(%eax), %esi
```

 When destination is memory, it can be ambiguous mov\_ \$0xfed3, \$0xc(%ebp)

## Registers in x86



## More Registers



## x86 Reverse Engineering Problems

- Unless it specifies otherwise, assume function parameters make use of registers (for x86 problems)
  - i.e. first parameter stored in %rdi
  - Second parameter stored in %rsi
  - Similar to %ebp+8 and %ebp+12 convention in IA32

## Reverse Engineering: Problem 3.59

```
int switch prob(int x, int n) {
  int result = x;
  switch(n) {
     /* Fill in the code here */
  return result;
(gdb) x/6w 0x80485d0
0x80485d0: 0x8048438 0x8048448 0x8048438 0x804843d
0x80485e0: 0x8048442 0x8048455
```

8048420 <switch\_prob>:

8048420: 55 push %ebp

8048421: 89 e5 mov %esp,%ebp

8048423: 8b 45 08 mov 0x8(%ebp),%eax

8048426: 8b 55 0c mov 0xc(%ebp),%edx

8048429: 83 ea 32 sub \$0x32,%edx

804842c: 83 fa 05 cmp \$0x5,%edx

804842f: 77 17 ja 8048448 <switch\_prob+0x28>

8048431: ff 24 95 d0 85 04 08 jmp \*0x80485d0(,%edx,4)

8048438: c1 e0 02 shl \$0x2,%eax

804843b: eb 0e jmp 804844b <switch\_prob+0x2b>

804843d: c1 f8 02 sar \$0x2,%eax

8048440: eb 09 jmp 804844b <switch\_prob+0x2b>

8048442: 8d 04 40 lea (%eax,%eax,2),%eax

8048445: Of af c0 imul %eax,%eax

8048448: 83 c0 0a add \$0xa,%eax

804844b: 5d pop %ebp

804844c: c3 ret

8048420 <switch\_prob>:

8048420: 55 push %ebp

8048421: 89 e5 mov %esp,%ebp

8048423: 8b 45 08 mov 0x8(%ebp),%eax

8048426: 8b 55 0c mov 0xc(%ebp),%edx

8048429: 83 ea 32 sub \$0x32,%edx

804842c: 83 fa 05 cmp \$0x5,%edx

804842f: 77 17 ja 8048448 <switch\_prob+0x28>

8048431: ff 24 95 d0 85 04 08 jmp \*0x80485d0(,%edx,4)

**JTAB[0] JTAB[2] 10** 8048438: c1 e0 02 shl \$0x2,%eax

804843b: eb 0e jmp 804844b <switch\_prob+0x2b>

**JTAB[3] 12** 804843d: c1 f8 02 sar \$0x2,%eax

8048440: eb 09 jmp 804844b <switch prob+0x2b>

**JTAB[4] 14** 8048442: 8d 04 40 lea (%eax,%eax,2),%eax

8048445: 0f af c0 imul %eax,%eax

**JTAB[1] 16** 8048448: 83 c0 0a add \$0xa,%eax

804844b: 5d pop %ebp

804844c: c3 ret

```
int switch prob(int x, int n) {
   int result = x;
   switch(n) {
   case 50:
   case 52:
      result = x << 2;
      break;
   case 53:
      result = x >> 2;
      break;
   case 54:
      result = 3*x;
      result *= result;
   default:
      result += 10;
   return result;
```

#### Problem 3.58

```
Int switch3(int *p1, int *p2, mode t action) {
  int result = 0;
  switch(action) {
  case MODE A:
  case MODE B:
  case MODE C:
  case MODE D:
  default:
  return result;
```

1	.L17:		MODE_E				
2	movl	\$17, %edx		21	.L15:		MODE_C
3	jmp	.L19		22	movl	12(%ebp), %edx	1000
4	.L13:		MODE_A	22	шолт		
5	movl	8(%ebp), %eax		23	movl	\$15, (%edx)	
6	movl	(%eax), %edx		24	movl	8(%ebp), %ecx	
7	movl	12(%ebp), %ecx		25	movl	(%ecx), %edx	
8	movl	(%ecx), %eax					
9	movl	8(%ebp), %ecx		26	jmp	.L19	
10	movl	%eax, (%ecx)		27	.L16:		MODE_D
11	jmp	.L19		28	movl	8(%ebp), %edx	
12	.L14:		MODE_B		000 0 000 000 000 000 000 000 000 000		
13	movl	12(%ebp), %edx		29	movl	(%edx), %eax	
14	movl	(%edx), %eax		30	movl	12(%ebp), %ecx	
15	movl	%eax, %edx		31	movl	%eax, (%ecx)	
16	movl	8(%ebp), %ecx		32	movl	\$17, %edx	
17	addl	(%ecx), %edx				ψ17, %eux	
18	movl	12(%ebp), %eax		33	.L19:		default
19	movl	%edx, (%eax)		34	movl	%edx, %eax	Set return value
20	jmp	.L19					

```
result = -1;
switch(action) {
case MODE A:
  result = *p1;
  *p1 = *p2;
  break;
case MODE B:
  result = *p2;
  *p2 = *p1;
  break;
case MODE C:
  *p2 = 15;
  result = *p1;
  break;
```

```
case MODE D:
  *p2 = *p1;
  result = 17;
   break;
case MODE E:
   result = 17
default:;}
return result;
```

```
typdef struct {
                          void setVal(str1 *p,str2 *q){
  short x[A][B];
                             int v1 = q - > t;
  int y;
                             int v2 = q -> u;
} str 1;
                             p->y = v1+v2;
typedef struct {
  char array[A];
  int t;
  short s[B];
  int u;
  } str2;
```

movl 12(%ebp), %eax movl 36(%eax), %edx addl 12(%eax), %edx movl 8(%ebp), %eax movl %edx, 92(%eax) What is the Value of A and B?


The solution is unique

```
typedef struct ELE *tree ptr;
struct ELE {
  long val;
  tree ptr left;
  tree ptr right;
long trace(tree ptr tp); // What does this do?
```

```
trace:
  movl $0, %eax
  testq %rdi, %rdi
  je .L3
.L5:
  movq (%rdi), %rax
  movq 16(%rdi), %rdi
  testq %rdi, %rdi
  jne .L5
.L3
  rep
  ret
```


```
long trace(tree ptr tp) {
  long eax = 0;
  while (tp != 0) {
    eax = tp -> val;
    tp = tp -  right;
  return eax;
```

Suppose ebp = 4, what is return address?




What is first parameter, second parameter if they are both ints?

ebp =  $4 \rightarrow \text{return address} = 0xE477D336$ 



Param1 = 0xB4FFD33D Param 2 = 0x7F88BB

ebp = 4. What is first parameter of the caller?



ebp = 4. What is first parameter of the caller?

0				4				8				12			
A0	D3	7F	00	20	00	00	00	36	D3	77	E4	3D	D3	FF	B4
16				20				24				28			
BB	88	7F	00	FF	FF	39	24	D9	FD	11	00	00	00	FF	4B
32				36				40				44			
9C	11	3F	10	48	D0	99	24	89	D9	43	58	80	00	88	44

Old ebp = 0x00000020 = 321st param = 0x5843D989


### Other Misc Notes

- Linux alignment policy: all 2B data types (short) are aligned on multiples of 2B
- Any primitive larger than 2B is aligned on multiples of 4B
  - Even 8B primitives like doubles and long longs

# **CHAPTER 6: Virtual Memory**

Page Table and TLB

## Remember how VM works



Virtual pages (VPs) stored on disk Physical pages (PPs) cached in DRAM

- Virtual Address (VA) space is 8GB
  - How long is a virtual address?
- Page size is 4KB
  - How many bits needed to represent page offset
- How many bits to represent the Virtual page number?
- What is the virtual page number for this address:
  - &x = 0x13477fad7

- Virtual Address (VA) space is  $8GB = (2^3)*(2^30)B$ 
  - 33 bits
- Page size is  $4KB = (2^2)*(2^10) B$ 
  - 12 bits for the page offset
- Virtual page number is 33 12 = 21 bits
- What is the virtual page number for this address:
  - &x = 0x13477fad7
  - Page number is 0x13477f


- VA space is 8GB, page size is 4KB
- How many pages in the PT?


- VA space is 8GB, page size is 4KB
- How many pages in the PT?
  - 2^21 possible virtual pages == 2^21 page table entries

Virtual Address:												
		V	Phy	sica	Pag	ge N	umb	er				
Page		0	0x2C	;						# k	oits VPO =	2
Table:		1	0x37								oits PPO =	
		1	0x2B	1						1		_
	Ī	0	null								oits VPN =	
	Ī	1	0x1F							,, ,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	İ	0	0x08									
	İ	1	0x1A	١								
	<u>'</u>								 _			
Physical Address:												


Virtual Address: Virtual Page Offset Virtual Page Number **Physical Page Number** 0 0x2C Page # bits VPO = 4 Table: 0x37 # bits PPO = 4 0x2B 1 # bits VPN = 8 null 0 # bits PPN = 6 0x1F 0x08 0x1A Physical Address: Physical Page Number Physical Page Offset


Virtual Address: **0x03A** 0 1 0 0 1 1 0 0 0 0 0 **Physical Page Number** 0x2C 0 Page # bits VPO = 4 Table: 1 0x37 # bits PPO = 4 0x2B 1 # bits VPN = 8 0 null # bits PPN = 6 0x1F 1 0 80x0 1 0x1A Physical Address:





Assume 12 bit	Virtu	ıal a	ddr	ess,	10 b	it Pl	nysic	al A	ddre	ess,	Pag	e size 16 B.
Virtual Address: 0x047	0	0	0	0	0	1	0	0	0	1	1	1
			V	Phy	sica	l Pa	ge N	lumb	er			
Page			0	0x2C	:							# bits VPO = 4
Table:			1	0x37	,							# bits PPO = 4
			1	0x2E	3							# bito \/DN = 0
			0	null								# bits VPN = 8 # bits PPN = 6
			1	0x1F	:							
			0	0x08	1							
			1	0x1A	\							
							·		· <u>:</u>		$\neg$	
Physical Address:												





Virtual Address: 0x05F

:	0	0	0	0	0	1	0	1	1	1	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---

Page Table:

	Physical	Page N	lumber


0x2C
0x37
0x2B
null
0x1F
0x08
0x1A
•••


# bits VPO = 4 # bits PPO = 4


# bits VPN = 8

# bits PPN = 6

Physical Address:








# **Improving Performance of Cache**

- Last time we noticed that using a PT could be expensive
- Need one I/O to read the PT and retrieve addr translation
- Need one more I/O to fetch the data at the correct PA

# Using TLB to Cache the PT



### TLB is Just like a Cache

- Caches Page Table entries (e.g. caches Virtual
  - → page number translation mappings)

### TLB is Just like a Cache

- Caches Page Table entries (e.g. caches Virtual
  - → page number translation mappings)
- One Cache line contains one translation



And TLB is typically highly associative

# Determining TLB Index and Tag

Before, we chopped our VA into 2 parts (VPN and VPO)

Virtual Page Num

Page Offset

# Determining TLB Index and Tag

Before, we chopped our VA into 2 parts (VPN and VPO)

Virtual Page Num Page Offset

Now, divide VPN into TLB tag and index



- |VA| = 20 bits, |PA| = 18 bits
- Page Size = 4KB
- TLB is direct mapped, with 8 sets
  - How many bits do I need for:
    - Virtual Page Number (VPN)
    - Physical Page Number (PPN)
    - TLB Tag
    - TLB index

- |VA| = 20 bits, |PA| = 18 bits
- Page Size = 4KB
- TLB is direct mapped, with 8 sets
  - How many bits do I need for:
    - Virtual Page Number (VPN) = 8 bits
    - Physical Page Number (PPN) = 6 bits
    - TLB Tag = 5 bits
    - TLB index = 3 bits

What is the addresss translation for **VA = 0xEE000**?

	VALID	1	PPN Mapping
0	1	0x0A	b100100
1	1	0x17	b101010
2	0	0x11	b000001
3	1	0x0F	b011111
4	1	0x03	b111000
5	1	0x01	b010001
6	1	0x1D	b110011
0	1	0x13	b111000

What is the addresss translation for **VA = 0xEE000**?

	VALID	1	PPN Mapping
0	1	0x0A	b100100
1	1	0x17	b101010
2	0	0x11	b000001
3	1	0x0F	b011111
4	1	0x03	b111000
5	1	0x01	b010001
6	1	0x1D	b110011
0	1	0x13	b111000

PPN = b110011 $\rightarrow$  **PA = 0x33000** 

# TLB Lookup Procedure

- 1. Given Virtual address, chop off lower bits corresponding to <u>Page Offset</u>
- The remaining bits specify <u>Virtual Page Number</u>.
   Separate into TLB Tag and TLB index (same procedure as in caching)
- 3.Use TLB set-index as an index lookup into the TLB
- 4.If there is a valid entry in the set with matching tags, take the contents of the block (the <u>Physical Page</u> <u>Number</u>)

## **TLB and Page Table**

#### **Small TLB**

VALID	1	PPN Mapping	
1	0x0A	b100100	
1	0x17	b101010	
0	0x11	b000001	
1	0x0F	b011111	
1	0x03	b111000	
1	0x01	b010001	
1	0x1D	b110011	
1	0x13	b111000	

PT entry 0xEE



VALID	PPN Mapping
1	b110011
	•••

 $VA = 0 \times EE000$ 

**→ VPN = 0xEE** 

 $\rightarrow$  TLB tag = 0x1D index = 6

**BIG Page Table** 

# **TLB and Page Table**

- Valid bits <u>do not</u> mean the same thing in PT and TLB
  - In Page Table, valid indicates whether that page is in memory
    - If not generate a **PAGE FAULT**
  - In TLB, valid indicates whether that cache line is valid
- e.g. a line in the TLB might be invalid, but PT lookup may yield a valid Physical Page translation
  - i.e. can be a TLB miss without generating a Page Fault
- If entry is not valid in PT, should <u>not</u> be valid in TLB

- If the TLB lookup results in a miss, must fetch the underlying translation from the PT (just like a cache miss)
  - If the PT entry is invalid, must also generate a
     PAGE FAULT

#### **Small TLB**

VALID	1	PPN Mapping
1	0x0A	b100100
1	0x17	b101010
0	0x11	b000001
1	0x0F	b011111
1	0x03	b111000
1	0x01	b010001
1	0x1D	b110011
1	0x13	b111000

#### Now Consider:

 $VA = 0 \times ED000$ 

 $\rightarrow$  VPN = 0xED

 $\rightarrow$  TLB tag = 0x1D index = 5

VALID	PPN Mapping
1	b000010
1	b110011

**BIG Page Table** 

#### **Small TLB**

VALID	1	PPN Mapping	
1	0x0A	b100100	
1	0x17	b101010	
0	0x11	b000001	
1	0x0F	b011111	
1	0x03	b111000	
1	0x01	b010001	
1	0x1D	b110011	
1	0x13	b111000	





VA = 0xED000

- $\rightarrow$  VPN = 0xED
  - $\rightarrow$  TLB tag = 0x1D index = 5


VALID	PPN Mapping	
1	b000010	
1	b110011	

**BIG Page Table** 

#### **Small TLB**

VALID	1	PPN Mapping	
1	0x0A	b100100	
1	0x17	b101010	
0	0x11	b000001	
1	0x0F	b011111	PT lookup
1	0x03	L111000	Entry 0xED
1	0x01	b010001	
1	0x1D	b110011	
1	0x13	b111000	

VA = 0xED000 → VPN = 0xED → TLB tag = 0x1D index = 5



**BIG Page Table** 

#### Small TLB

VALID	1	PPN Mapping
1	0x0A	b100100
1	0x17	b101010
0	0x11	b000001
1	0x0F	b011111
1	0x03	b111000
1	0x <b>1D</b>	b <b>000010</b>
1	0x1D	b110011
1	0x13	b111000

**Block Move** 

**VALID** 

1 b000010 1 b110011

**PPN Mapping** 

 $VA = 0 \times ED000$ 

- $\rightarrow$  VPN = 0xED
  - $\rightarrow$  TLB tag = 0x1D index = 5

**BIG Page Table** 

## THE END

Good luck on Finals!!