

CprE 381: Computer Organization and Assembly-Level Programming

Project Part 1 Report

Team Members: _____ Owen Jewell _____

_____ Corey Heithoff _____


_____ Jason Di Giovanni _____

_____ Luca Cano _____

Project Teams Group #: _____ Section C, Group 4 _____

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




[Part 2 (a.i)] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an $N \times M$ table where each row corresponds to the output of the control logic module for a given instruction.

| | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P |
|----|-------------|-----------|----------------------|---------|------------|--|--|---|---|-------------|-------------|-------------|--------------|------------|-------------|----------------------|
| 1 | Instruction | Opcode | Func (If applicable) | ALUSrc | ALUControl | MemoReg (Does function read from memory) | s_DMemWr (Does function write to memory) | s_RegWr (Does function write to a register) | RegDst (Function uses R-type instead of I-type) | No Overflow | beg control | bne control | jump control | jr control | Lui control | sign extender select |
| 2 | addi | "001000" | NA | 1"0010" | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 3 | add | "000000" | "100000" | 0"0010" | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 4 | addiu | "000000" | NA | 1"0010" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 5 | addu | "000000" | "100001" | 0"0010" | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 6 | and | "000000" | "100100" | 0"1110" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 7 | andi | "0011100" | NA | 1"1110" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 8 | lui | "001111" | NA | 1XXXX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 9 | lw | "100011" | NA | 1"0010" | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10 | nor | "000000" | "100111" | 0"0000" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 11 | xor | "000000" | "100110" | 0"0100" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 12 | xori | "0011100" | NA | 1"0100" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 13 | or | "000000" | "100101" | 0"0001" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 14 | ori | "0011101" | NA | 1"0001" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 15 | sll | "000000" | "101010" | 0"0111" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 16 | slli | "001010" | NA | 1"0111" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 17 | slliu | "001011" | NA | 1"0111" | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 18 | sll | "000000" | "101011" | 0"0111" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 19 | srl | "000000" | "000000" | 0"1101" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 20 | srl | "000000" | "000010" | 0"1001" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 21 | sra | "000000" | "000011" | 0"1000" | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 22 | srlv | "000000" | "000100" | 0XXXX | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 23 | srlv | "000000" | "000110" | 0XXXX | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 24 | sra | "000000" | "000111" | 0XXXX | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 25 | sw | "101011" | NA | 1"0010" | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 26 | sub | "000000" | "100010" | 0"0011" | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 27 | subu | "000000" | "100011" | 0"0011" | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 28 | beq | "000100" | NA | 0"1010" | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 29 | bne | "000101" | NA | 0"1011" | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 30 | j | "000010" | NA | 0XXXX | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 31 | jal | "000011" | NA | 0XXXX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 32 | jr | "000000" | "001000" | 0XXXX | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 33 | halt | "010001" | NA | 0XXXX | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 34 | noop | "111111" | NA | 0XXXX | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| ALU control | | | | ALUctrl (left most 3 bits) | ALUctrl (right most bit) | Instruction |
|-------------|---|---|---|----------------------------|--------------------------|--------------------------------|
| -- | 0 | 0 | 0 | 0 | 0 | nor |
| -- | 0 | 0 | 0 | 1 | 1 | or, ori |
| -- | 0 | 0 | 1 | 0 | 0 | add, addi, addu, addiu, lw, sw |
| -- | 0 | 0 | 1 | 1 | 1 | sub, subu |
| -- | 0 | 1 | 0 | 0 | 0 | nor, xori |
| -- | 0 | 1 | 0 | 1 | 1 | xor |
| -- | 0 | 1 | 1 | 0 | 0 | sll, sllt, slltu, slltu |
| -- | 0 | 1 | 1 | 1 | 1 | sllt |
| -- | 1 | 0 | 0 | 0 | 0 | sra |
| -- | 1 | 0 | 0 | 1 | 1 | srl |
| -- | 1 | 0 | 1 | 0 | 0 | beq |
| -- | 1 | 0 | 1 | 1 | 1 | bne |
| -- | 1 | 1 | 1 | 0 | 0 | and, andi |
| -- | 1 | 1 | 1 | 1 | 1 | and |

```
a_aluOutMux: mux8t1_32
port map(
    i_00 => s_OrNorOut, -- Or or Nor
    i_01 => s_AddrOut, -- Adder
    i_02 => s_XorOut, -- Xor
    i_03 => s_SllOut, -- Sllt
    i_04 => s_BrrlOut, -- Shift (right)
    i_05 => s_EqlMuxOut, -- Beq or Bne out (not necessary)
    i_06 => s_BrrlOut, -- Shift (left)
    i_07 => s_AndOut, -- And
    i_08 => i_AlucCtrl(3 downto 1), --Take left most 3 bits of alu ctrl
    o_00 => o_AlucCtrl);
```

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).



Each instruction matches the expected Opcode or Function code depending on the case of whether it is an R-type or an I-Type instruction. Refer to the sheet for control logic in part 2 a.i .

[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

The fetch logic is responsible for updating the program counter. For most cycles, it increments the program counter (PC) by 4, which is the very next instruction in memory since MIPS memory is normally byte-addressable and instructions are 4 bytes. For every instruction, $PC = PC + 4$, except for instructions beq, bne, j, jr, and jal. For beq, if the values in two registers are equal (determined in ALU), $PC = PC + 4 + \text{BranchAddr} * 4$, where BranchAddr is a sign-extended immediate value given by the instruction. For bne, if the values in two registers are not equal (determined in ALU), $PC = PC + 4 + \text{BranchAddr} * 4$, where BranchAddr is a sign-extended immediate value given by the instruction.


For j, $PC = \text{JumpAddr}$, where JumpAddr is the first 4 bits of the current PC value, and the rest of the bits are an address value given by the instruction times 4. For jr, $PC = \text{value in the register given by the instruction}$. For jal, two actions happen, first, the return address register (\$ra) is set to the value of $PC + 4$, however, this action is completed outside of the fetch logic. Second, $PC = \text{JumpAddr}$, where JumpAddr is the first 4 bits of the current PC value, and the rest of the bits are an address value given by the instruction times 4.

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

The fetch logic system has nine inputs and two outputs. The outputs include the current values of the PC and PC + 4. The inputs include two functional inputs, the clock and the reset for the PC. Inputs include three data inputs, the sign-extended immediate value (i_immed) for beq/bne, the last 26 bits of the current instruction (i_instr) for j/jal, and the data output of the rs register file read port (i_rs_data) for jr.


The inputs also include four needed control signals, the branch control from the Control Unit (is_Brch), which is “1” for beq/bne, the 1-bit Zero comparison output from the ALU (is_zero), which is “1” if the comparison is true, the jump control from the Control Unit (is_Jump), which is “1” for j/jal, and the jump register control from the Control Unit (is_JumpReg), which is “1” for jr. Control signals is_Brch and is_zero are ANDed together for final determination if a branch is happening.

Fetch Logic Schematic:



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.

Fetch Logic Test Bench:



The fetch logic test bench performed 10 test cases. The 1st case was reset, where the PC value was initialized to x00400000. The next two test cases are simple PC = PC + 4 operations where all branching and jumping control flow signals are zero. The 4th test case simulated an unsuccessful branch instruction where the branch control flow signal is equal to 1, but the zero control input from the ALU is 0, so the conditions to branch were not met. The 5th test case simulated a successful branch instruction where the branch control flow signal is equal to 1 and the zero control input from the ALU is 1, so the PC is updated with the given immediate value multiplied by 4 and then added to PC + 4. The 6th test case is a simple PC = PC + 4 operation. The 7th test case simulated a jump or jal instruction where the jump control flow signal is equal to 1, so the PC is updated with the given address value multiplied by 4. The 8th test case is another simple PC = PC + 4 operation. The 9th test case simulated a jump register instruction where the jr control flow signal is equal to 1, so the PC is updated with the given register value. The last test case is another PC = PC + 4 operation where all branching and jumping control flow signals are zero.

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?


Shift right logical (srl) is a right shift that always adds 0 to the left side to replace bits that fell off the right side when being shifted. Shift right arithmetic (sra) is a right shift that always adds the original sign bit to the left side to replace bits that fell off the right side when being shifted, this preserves the sign of the number after the shift. MIPS has no need for a sla arithmetic instruction because you only ever need to add 0's to the right side for a left shift because the sign won't be affected. This left logical shift is the only needed left shift and can be handled by shift left logical (sll).

[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

My barrel shifter starts with a mux to determine the shift type if the shift type bit is a 0 that is a logical shift that extends the number after the shift with 0's. If the shift type is a 1 that is an arithmetic shift that extends the number with the 31st bit of the original number. If the shift direction bit is a 0, that is a left shift, and if the shift direction bit is a 1, then that is a right shift. In order to handle a left shift after implementing a right shift, all I do is reverse the vector before and after the shift if it is a left shift.


[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

My barrel shifter has a mux to determine the shift direction. If the shift direction bit is a 0 that is a left shift, and if the shift direction bit is a 1, then that is a right shift. In order to handle a left shift after implementing a right shift, all I do is reverse the vector before and after the shift if it is a left shift. This means the bits being moved forward for the shift are actually being moved backward, turning it into a left shift instead of right.



[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.

Barrel Shifter



I performed 4 tests for each type of shift that the barrel shift is capable of doing (shift right logical, shift right arithmetic, and shift left logical). As can be seen in the waveform, the output of the barrel shift matches the expected output based on the input from the 12 test cases. This means that when a logical shift is done, the number is padded with 0's, and when an arithmetic shift is done, the number is padded with the original sign bit. Also, the numbers are correctly shifted in the appropriate direction based on the signal `s_Shift_Dir`.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.


We chose to implement a carry-lookahead adder to replace the ripple carry adder we made in the labs. This is because the ripple in the ripple carry adder is very slow. Our design starts with a mux that decides whether or not an addition or subtraction will take place based on the 1-bit `n_AddSub` bit input. If this bit is a 0, we do addition, but if the bit is a 1, we do subtraction and must first take the ones complement of the number and then add 1 (the carry-in or `n_AddSub` bit) to get the twos complement. From there, we generate 30 1-bit full adders. We then generate the signal assignments for the carry look-ahead logic as described in the lecture slides.

Carry-Lookahead Adder

$$\begin{aligned}
 j=0 \quad & \begin{cases} c_1 = g_0 + p_0 c_0 \\ c_2 = g_1 + p_1 c_1 \\ c_3 = g_2 + p_2 c_2 \\ c_4 = g_3 + p_3 c_3 \end{cases} \quad \begin{cases} c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0 \\ c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0 \\ c_4 = \underbrace{g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0}_{G_0} + \underbrace{p_3 p_2 p_1 p_0}_{P_0} c_0 \end{cases} \\
 j=1 \quad & \begin{cases} c_5 \\ c_6 \\ c_7 \\ c_8 \end{cases} \quad \begin{cases} c_8 = G_1 + P_1 c_4 \\ c_{12} = G_2 + P_2 c_8 \\ c_{16} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0 \end{cases}
 \end{aligned}$$

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

Carry Lookahead Adder




I included 12 of the tests for our Carry Lookahead Adder. The 6 in blue on the left are addition, and the 6 in yellow on the right are subtraction. For both addition and subtraction, we start with both operands as 0 and then both operands as the max value. Then for both addition and subtraction, we use 0 and the max value on either side of the operator. Then for addition, we add all A's with itself to check that the overflow flag will trigger, which it does because negative + negative yielded a positive value. Then for subtraction, we do all A's minus all 5's to check that the overflow triggers again, which it does because a negative minus a positive yielded a positive value.

[Part 2 (c.ii.3)] In your write-up, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

I made a simple, functional unit to determine if two values are equal. This module is used for the beq and bne instructions in the ALU. If the two input vectors are completely equal then the output is 1 else it is 0.

[Part 2 (c.ii.4)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

Equality Module



This model is very simple, so only 6 tests were included. The first three tests on the left in blue pass in two equal inputs, and the output is correctly 1. The last three tests on the right in yellow pass in two non-equal vectors, so the output is correctly 0.

[Part 2 (c.ii.5)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

This was a very simple submodule that was created for the barrel shifter. This is because the barrel shifter needs to reverse a vector if it is going to do a left shift instead of a right shift. This functional unit takes a 32-bit input vector and outputs that vector in reverse order. I decided to use a process with a for loop that had a signal assignment statement within to simplify the task.


[Part 2 (c.ii.6)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.


Vector Reverser



Once again this is a very simple module so there aren't many tests needed to verify the functionality of the unit. The first two tests reverse all 0's and all F's so the input and output are the same because the input is the same forwards and backwards. The next two tests show the vectors of 0000FFFF and FFFF0000 being reversed. The last test is all A's which is 10101010... which reversed is 01010101... which is 55.... These tests demonstrate that the unit works correctly.

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is `slt` implemented?





Expected final register states:

\$t0=\$8: 0x0
 \$t1=\$9: 0x64
 \$t2=\$10: 0xC8
 \$t3=\$11: 0x12C
 \$t4=\$12: 0xC8
 \$t5=\$13: 0x64

```


$t6=$14: 0x1
$t7=$15: 0x0
$s0=$16: 0xAC
$s1=$17: 0xE4
$s2=$18: 0xFFFFFFFF
$s3=$19: 0x190
$s4=$20: 0x64
$s5=$21: 0x96
$t8=$24: 0xEC
$t9=$25: 0xFF

```

As can be seen in the waveforms the expected final register states match the actual final register states. For a breakdown of how the actual values are calculated see the comments below the actual program. A screenshot of the program including the comments is included in section 3.A.

Proj1_cf_test.s


Final State



The final state waveform shows that, as expected, v0 = 15 and a0 = 5. Running the same code in Mars gives the same values, which proves our processor is working as expected.

Proj1_bubblesort.s

Full Waveform



While Difficult to show in waveform screenshots, scrolling through the waveform you can watch the addresses of the temp values get set during our swap function as expected. What a screenshot of the waveforms does show clearly, is that the initial array (7, 10, 20, 6, 50) is set in 21-25, and the final state screenshots display the sorted array (6, 7, 10, 20, 50) as expected.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.

```

# Arithmetic instructions
add $t0, $t1, $t2      # t0 = t1 + t2 (Initially t1 = 0, t2 = 0, so t0 = 0)
addi $t1, $zero, 100   # t1 = 100
addiu $t2, $zero, 200  # t2 = 200
addu $t3, $t1, $t2     # t3 = t1 + t2 = 100 + 200 = 300

sub $t4, $t3, $t1      # t4 = t3 - t1 = 300 - 100 = 200
subu $t5, $t2, $t1     # t5 = t2 - t1 = 200 - 100 = 100

# Logical instructions
and $t6, $t1, $t2      # t6 = t1 & t2 = 100 & 200 = 64
andi $t7, $t1, 15      # t7 = t1 & 15 = 100 & 15 = 4

or $t8, $t1, $t2       # t8 = t1 | t2 = 100 | 200 = 236
ori $t9, $t1, 255      # t9 = t1 | 255 = 100 | 255 = 255

xor $s0, $t1, $t2      # s0 = t1 ^ t2 = 100 ^ 200 = 172
xori $s1, $t1, 128     # s1 = t1 ^ 128 = 100 ^ 128 = 228

nor $s2, $t1, $t2      # s2 = ~(t1 | t2) = ~(100 | 200) = -237

# Shift instructions
sll $s3, $t1, 2        # s3 = t1 << 2 = 100 << 2 = 400
srl $s4, $t2, 1        # s4 = t2 >> 1 = 200 >> 1 = 100
sra $s5, $t3, 1        # s5 = t3 >> 1 (arithmetic) = 300 >> 1 = 150

# Comparison instructions
slt $t6, $t1, $t2      # t6 = (t1 < t2) ? 1 : 0 = (100 < 200) ? 1 : 0 = 1
slti $t7, $t1, 50      # t7 = (t1 < 50) ? 1 : 0 = (100 < 50) ? 1 : 0 = 0

# Branch/Jump instructions
beq $t1, $t2, skip     # t1 != t2, so no branch
bne $t1, $t2, continue # t1 != t2, so branch to continue

skip:
    j end               # Jump to end

continue:
    jal dummy_function  # Jump and link to dummy_function
    halt
    j end

dummy_function:
    # Dummy function to demonstrate jal and jr usage
    jr $ra              # Jump to the return address (continue execution at end)

end:

# Expected final register states:
# $t0 = 0          # t0 = t1 + t2 = 0 + 0 = 0 (initial state)
# $t1 = 100        # t1 = 100 (after addi)
# $t2 = 200        # t2 = 200 (after addiu)
# $t3 = 300        # t3 = t1 + t2 = 100 + 200 = 300
# $t4 = 200        # t4 = t3 - t1 = 300 - 100 = 200
# $t5 = 100        # t5 = t2 - t1 = 200 - 100 = 100
# $t6 = 1          # t6 = (t1 < t2) ? 1 : 0 = 1
# $t7 = 0          # t7 = (t1 < 50) ? 1 : 0 = 0
# $t8 = 236        # t8 = t1 | t2 = 100 | 200 = 236
# $t9 = 255        # t9 = t1 | 255 = 100 | 255 = 255
# $s0 = 172        # s0 = t1 ^ t2 = 100 ^ 200 = 172
# $s1 = 228        # s1 = t1 ^ 128 = 100 ^ 128 = 228
# $s2 = -237       # s2 = ~(t1 | t2) = ~(100 | 200) = -237
# $s3 = 400        # s3 = t1 << 2 = 100 << 2 = 400
# $s4 = 100        # s4 = t2 >> 1 = 200 >> 1 = 100
# $s5 = 150        # s5 = t3 >> 1 (arithmetic) = 300 >> 1 = 150
# $ra = Address after jal (return to end)

```

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.


```

1  #
2  # Test program for mips control flow instructions and has a call depth of at least 5
3  # beq, bne, j, jal, jr
4  # The program should jump (in order) init, RUN2, RUN1, RUN4, RUN3, Finish RUN4, halt
5  # There's a chance 3 and 4 loop forever
6  #
7
8  # data section
9  .data
10
11 .text
12 .globl main
13
14 main:
15     li $sp, 0x10011000      # Initialize stack pointer
16     addi $a0, $zero, 5      # Set initial value
17     jal recursive           # Call recursive function
18     addi $t1, $zero, 15     # Set expected result
19     bne $v0, $t1, failure   # Check result
20     j exit                  # Jump to exit
21
22 recursive:
23     addi $sp, $sp, -8       # Allocate stack space
24     sw $ra, 4($sp)          # Save return address
25     sw $a0, 0($sp)          # Save argument n
26
27     slti $t0, $a0, 1        # Check if n < 1
28     beq $t0, $zero, decrement # If n >= 1, recurse
29     li $v0, 0               # Base case: return 0
30     j return                 # Jump to return
31
32 decrement:
33     addi $a0, $a0, -1       # Decrement n
34     jal recursive           # Recursive call
35     lw $a0, 0($sp)          # Restore n
36     add $v0, $v0, $a0       # Return n + recursive(n - 1)
37
38 return:
39     lw $ra, 4($sp)          # Restore return address
40     addi $sp, $sp, 8        # Deallocate stack space
41     jr $ra                  # Return to caller
42
43 failure:
44     li $v0, 1               # Print failure code (1)
45     j exit                  # Jump to exit
46
47 exit:
48     halt

```

[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm ([link](#)). Name this file Proj1_bubblesort.s.

```

59  .text
60  .globl main
61  main:
62      # store size
63      lw $t1, size
64
65      addi $t2, $0, 0 #i = 0
66      addi $t3, $0, 0 #j = 0
67
68  for1:
69      beq $t2, $t1, exit # for(i = 0; i < n-1;)
70      add $t3, $0, $0 # j = 0
71      addi $t2, $t2, 1 # (i++)
72
73      j for2 # jump to for2
74  for2:
75      beq $t3, $t1, for1 # for(j = 0; j < n-1;)
76      addi $t7, $t3, 1 # j + 1
77      sll $s1, $t3, 2 # current j shift left (multiply by 4)
78      sll $s2, $t7, 2 # current j + 1 shift left (multiply by 4)
79      lw $t4, arr($s1) # load content of arr[j]
80      lw $t5, arr($s2) # load content of arr[j + 1]
81      slt $t6, $t4, $t5 # if (arr[j] > arr[j + 1])
82
83      add $a0, $0, $t3
84      addi $v0, $0, 1
85      syscall
86
87      add $a0, $0, $t7
88      addi $v0, $0, 1
89      syscall
90
91      addi $v0, $0, 4
92      la $a0, space
93      syscall
94
95      lw $s5, arr
96      add $a0, $0, $s5
97      addi $v0, $0, 1
98      syscall
99
100     addi $s6, $0, 4
101     lw $s6, arr($s6)

```

```

102      add $a0, $0, $s6
103      addi $v0, $0, 1
104      syscall
105
106      addi $s7, $0, 8
107      lw $s7, arr($s7)
108      add $a0, $0, $s7
109      addi $v0, $0, 1
110      syscall
111
112      addi $t8, $0, 12
113      lw $t8, arr($t8)
114      add $a0, $0, $t8
115      addi $v0, $0, 1
116      syscall
117
118      addi $t9, $0, 16
119      lw $t9, arr($t9)
120      add $a0, $0, $t9
121      addi $v0, $0, 1
122      syscall
123
124      addi $v0, $0, 4
125      la $a0, space
126      syscall
127
128      bne $t6, $0, swap # if t6 = 1, swap
129      addi $t3, $t3, 1 # (j++) if no swap
130  swap:
131      add $t7, $0, $t4 # temp = i
132      add $t4, $0, $t5 # i = j
133      add $t5, $0, $t7 # j = temp
134      sw $t4, arr($s1) # store i
135      sw $t5, arr($s2) # store j
136
137      #addi $t3, $t3, 1 # (j++) after swap
138      j for2 # return to for2
139  exit:
140
141      halt

```

[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?


```
#
# CprE 381 toolflow Timing dump
#

FMax: 26.75mhz Clk Constraint: 20.00ns Slack: -17.38ns
```

Max frequency: 26.75 Mhz

Cycle Time: $1/26.75 \text{ Mhz} = 37.383 \text{ nanoseconds}$

Top-level Schematic Critical Path Diagram (lw):



Critical Path (lw):

I_mem

RegFile (read)

Mux (Alu Src B Conditional)

Alu
Mux (Alu out Conditional)
D_mem
Mux(JumpLink Conditional)
RegFile (write)

Frequency Improvement:

About one eighth of our cycle is spent in the ALU component, making it the slowest component, so focusing on optimizing and speeding up our ALU would greatly improve our frequency. Within the ALU, the component that seemed to take the most time was the barrel shifter. If this component could be optimized, then our cycle time would improve.