

GPIO Port Registers

Bit >>> vvv Register	7	6	5	4	3	2	1	0	Description
DATA									0, 1: bit values
DEN									1: enable digital
DIR									0: input bit 1: output bit

GPIO Port Registers

Bit >>> vvv Register	7	6	5	4	3	2	1	0	Description
DATA									0, 1: bit values
DEN									1: enable digital
DIR									0: input bit 1: output bit

GPIO Port Registers

Bit >>> vvv Register	7	6	5	4	3	2	1	0	Description
DATA									0, 1: bit values
DEN									1: enable digital
DIR									0: input bit 1: output bit