

# CSM CS61C Note #2: RISC-V Intro

Anthony Han

## 1 Assembly Variables: Registers

- Assembly does not have variables – operands are objects called **registers**.
- Registers have **no type** – operation determines how register contents are interpreted.
- In RV32 variant of RISC-V:
  - 32 registers (x0 - x31), each of which is 32b wide.
  - **x0 hard coded to be 0**; any write to this register is ignored.
  - An additional register, **program counter (PC)**, that stores the address of the current instruction being executed.

## 2 RISC-V Instructions

In RV32, instructions are **32b long**. They must be word aligned, or half-word aligned if 16b instructions are enabled. For now, we can classify them into these categories:

### Register Instructions

A register instruction takes in two **source registers**, do some computation, and write the result into the **destination register**.

- Syntax:

```
1 | add x1, x2, x3 # a = b + c
2 |   # add - operation code (opcode) for addition
3 |   # x1 - destination register (rd)
4 |   # x2, x3 - source registers (rs)
5 |   # # is assembly comment syntax
```

- Here are all the register instructions:
  - Arithmetic operations: add, sub, mul, div.
  - Logical operations: and, or, xor, sll, srl, sra.
  - Conditional set: slt, sltu.
- We shall note that although both srl and sra do a right shift, there is a difference:
  - Shift right logical (srl) **0-extends**; that is, after taking off the rightmost bits, we **insert 0s on the left**.
  - Shift right arithmetic (sra) **sign-extends**; that is, after taking off the rightmost bits, **we insert the leftmost bit of original number on the left**. In fact, sra by  $n$  bits gives you the result of the integer being floor divided by  $2^n$ .



- To transfer data from memory to register, we use **load word (lw)**. For example, the following code segment

```
1 | int A[100];
2 | g = h + A[3];
```

can be written in RISC-V as

```
1 | # Assume that reg x13 stores the address of A
2 | lw x10, 12(x13) # Reg x10 gets M[R[x13] + 12]
3 | # x13 - base register (pointer to A[0])
4 | # 12 - offset in bytes; must be constant at assembly time
5 | add x11, x12, x10 # g = h + A[3]
```

- To transfer data from register to memory, we use **store word (sw)**. As an example, the following code segment

```
1 | int A[100];
2 | A[10] = h + A[3];
```

can be written in RISC-V as

```
1 | lw x10, 12(x13) # Temp reg x10 gets A[3]
2 | add x10, x12, x10 # Temp reg x10 gets h + A[3]
3 | sw x10, 40(x13) # A[10] = h + A[3]
4 | # x13 - base register (pointer to A[0])
5 | # 12, 40 - offset in bytes
```

- Instead of tuning the offset, we can instead change the address stored in the base register. For example, code segment

```
1 | int A[100]; /* x13 */
2 | int i; /* x14 */
3 | g = h + A[i]; /* h = x12, g = x11, tmp = x15 */
```

can be written in RISC-V as

```
1 | slli x15, x14, 2 # Multiply i by 4
2 | add x15, x15, x13 # Get memory location
3 | lw x10, 0(x15) # Load the integer on that location
4 | add x11, x12, x10
```

- RISC-V also has byte/half word data transfers:

- **lb/lh** for load byte/half word, **sb/sh** for store byte/half word.
- **lb/lh automatically sign extends!**

```
1 | lb x10, 3(x11)
2 | # Load the third byte from contents of x11
3 | # Automatic sign extension
4 | # MSB of the byte copied to upper bits in x10
5 | # x11 - base register (a pointer)
```

- **lbu/lhu** for load unsigned byte/half word to avoid sign extension.
- **sbu/shu** is not necessary, since the number of bytes we write equals the number of bytes received.
- Although they look similar, **load address (la)** and **load word (lw)** are very different.

```

1 | .data
2 | n: .word 9
3 | .text
4 | la t0, n
5 |     # Load address takes in a label n...
6 |     # And write the "address of the label" to t0
7 |     # Used to create pointers pointing to function, data, etc.
8 |     # Pseudo-instruction that turns into auipc + addi
9 | lw t0, 0(t0)
10 |    # Add the offset 0 to the value stored at the base register t0...
11 |    # And read the memory at that memory location
12 |    # Used to read from memory
13 |    # Proper RISC-V instruction

```

## Branch Instructions

In RISC-V, we can change the control flow with conditional branches, which takes in two source registers and a label; if the two source registers satisfy the specified relation, jump to the label.

- **Branch if equal (beq) or branch if not equal (bne).** If we have C code

```

1 | /* Assume f = x10, g = x11, h = x12, i = x13, j = x14. */
2 | if (i == j)
3 |     f = g + h;
4 | else
5 |     f = g - h;

```

We can convert this into RISC-V:

```

1 | # If-else-block
2 |     beq x13, x14, else
3 |     add x10, x11, x12
4 |     j exit
5 | else: sub x10, x11, x12
6 | exit:

```

- **Branch if less than (blt) or branch if greater than or equal (bge) - both have unsigned versions.**

```

1 | blt reg1, reg2, label
2 |     # If reg1 less than reg2, goto label
3 |     # Registers are interpreted as signed integers
4 | bltu reg1, reg2, label
5 |     # If reg1 less than reg2, goto label
6 |     # Registers are interpreted as unsigned integers
7 | # Similar syntax for bge and bgeu
8 | bge reg1, reg2, label
9 | bgeu reg1, reg2, label

```

- No such thing as *bgt* in RISC-V - **switch argument instead**. We have pseudo-instructions, where the assembler does the conversion.

```

1 | bgt x2, x3, foo
2 | # Becomes blt x3, x2, foo

```

- As in the case of immediate instructions, if you want to compare a register with an immediate, load the immediate onto a register and then do the branching.

## Jump Instructions

In addition to conditional branches, in RISC-V, we can also use the unconditional jump instructions. We only have two actual unconditional branching instructions:

- **Jump and Link (jal)** - Useful for continuing a loop/calling another function.

```

1 | jal rd, label
2 |     # At machine code level, add immediate value to
3 |     # program counter (PC), then go to that location
4 |     # Offset is 20b, sign extended and left-shifted one
5 |     # Store into rd the value of PC + 4
6 |     # So it knows where to return to
7 | # Nice, easy shortcut
8 | jal label # == jal ra, label
9 | # Pseudo-instruction if don't care where it returns to
10 | j label   # == jal x0, label

```

- **Jump and Link Register (jalr)** - Useful for returning from function/calling pointer to function.

```

1 | jalr rd, rs, offset
2 |     # At machine code level, add immediate value to
3 |     # source register (rs), then go to that location
4 |     # Offset is 12b, sign extended
5 |     # Store into rd the value of PC + 4
6 |     # So it knows where to return to
7 | # Nice, easy shortcut
8 | jalr rs # == jalr ra, rs, 0
9 | # Pseudo-instruction if don't care where it returns to
10 | jr rs   # == jalr x0, rs, 0
11 | # Pseudo-instruction to return from a function
12 | ret     # == jr ra == jalr x0, ra, 0

```

## 3 Pseudo-Instructions

A pseudo-instruction is an assembly instruction that is to be replaced by the assembler. In RISC-V, some common pseudo-instructions are

```

1 | nop
2 |     # Pseudo-instruction that does nothing
3 |     # Realized through add x0, x0, x0
4 |     # Useful for halting the program
5 | li rd, imm
6 |     # Pseudo-instruction that loads a 32b immediate
7 |     # Realized using lui and addi
8 | mv rd, rs
9 |     # Pseudo-instruction that moves value in one register to another
10 |    # Realized through add rd, rs, x0
11 | not rd, rs
12 |    # Pseudo-instruction that does a bitwise not
13 |    # Realized through xori rd, rs, -1
14 | la rd, label
15 |    # Pseudo-instruction that writes "the address of a label" to rd
16 |    # Realized using auipc and addi
17 | j label
18 |    # Pseudo-instruction that jumps to a label without changing the ra

```

```
19 |      # Realized through jal x0, label
20 | jr rs
21 |      # Pseudo-instruction that jumps to an address without changing the ra
22 |      # Realized through jalr x0, rs, 0
23 | ret
24 |      # Pseudo-instruction that returns from a function without setting the ra
25 |      # Realized through jalr x0, ra, 0
```