




U_POWER
POWER.SchDoc



U_ESP32-C3
ESP32-C3.SchDoc




U_MISC
MISC.SchDoc



U_FPGA
FPGA.SchDoc



U_SW3566_TOP
SW3566_TOP.SchDoc



VCC3V3_PG

VCC3V3_PG

I_MON

CLK_40M

FPGA_PROG

FPGA_DATA

I_MON

FPGA_PROG


FPGA_DATA

CLK_40M


DCDC_DATA

DCDC_DATA

Title		
Size	Number	Revision
A4		
Date:	12/30/2024	Sheet of
File:	C:\Users\...\TOP.SchDoc	Drawn By:





Title		
Size	Number	Revision
A4		
Date:	12/30/2024	Sheet of
File:	C:\Users\...\POWER.SchDoc	Drawn By:






Title		
Size	Number	Revision
A4		
Date:	12/30/2024	Sheet of
File:	C:\Users\...\MISC..SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	12/30/2024	Sheet of
File:	C:\Users\...\FPGA.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	12/30/2024	Sheet of
File:	C:\Users\...\\SW3566_TOP.SchDoc	Drawn By:

