ECEN 454 LAB 7

NAME: Jason Gilman

UIN: 126006979

SECTION: 511

TA: Guaynu Gao

Part A

area

Constraints

Register count = 20

Netlist

```
// Created by: Synopsys DC Expert(TM) in wire load mode // Version \, : 0-2018.06-SP3
                                                                                    : Wed Oct 28 19:38:20 2020
   // Date
   ..
.......
      module cruisecontrol_DW01_inc_0 ( A, SUM );
            input [7:0] A;
output [7:0] SUM;
              wire [7:2] carry:
           HAX1 U1_1_6 ( .A(A[6]), .B(carry[6]), .YC(carry[7]), .YS(SUM[6]) );
HAX1 U1_1_5 ( .A(A[5]), .B(carry[5]), .YC(carry[6]), .YS(SUM[5]) );
HAX1 U1_1_4 ( .A(A[4]), .B(carry[4]), .YC(carry[5]), .YS(SUM[4]) );
HAX1 U1_1_3 ( .A(A[3]), .B(carry[3]), .YC(carry[4]), .YS(SUM[3]) );
HAX1 U1_1_2 ( .A(A[2]), .B(carry[2]), .YC(carry[3]), .YS(SUM[2]) );
HAX1 U1_1_1 ( .A(A[1]), .B(A[0]), .YC(carry[2]), .YS(SUM[1]) );
INXX1 U1 ( .A(A[0]), .Y(SUM[0]) );
XOR2X1 U2 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
Indimodule
    endmodule
      module cruisecontrol_DW01_inc_1 ( A, SUM );
              input [7:0] A;
              output [7:0] SUM;
              wire [7:2] carry:
           HAX1 U1_1_6 ( .A(A[6]), .B(carry[6]), .YC(carry[7]), .YS(SUM[6]) );
HAX1 U1_1_5 ( .A(A[5]), .B(carry[5]), .YC(carry[6]), .YS(SUM[5]) );
HAX1 U1_1_4 ( .A(A[4]), .B(carry[4]), .YC(carry[5]), .YS(SUM[4]) );
HAX1 U1_1_3 ( .A(A[3]), .B(carry[3]), .YC(carry[4]), .YS(SUM[3]) );
HAX1 U1_1_2 ( .A(A[2]), .B(carry[2]), .YC(carry[3]), .YS(SUM[2]) );
HAX1 U1_1_1 ( .A(A[1]), .B(A[0]), .YC(carry[2]), .YS(SUM[1]) );
INX2 U1 ( .A(A[0]), .Y(SUM[0]) );
XOR2X1 U2 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
Individual control of the co
   endmodule
               HAX1 U1_1_1 ( .A(A[1]), .B(A[0]), .YC(carry[2]), .YS(SUM[1]) );
              INVX2 U1 ( .A(A[0]), .Y(SUM[0]) );
XOR2X1 U2 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
      module cruisecontrol ( clk, reset, throttle, set, accel, coast, cancel, resume,
              brake, speed, cruisespeed, cruisectrl ); output [7:0] speed;
               output [7:0] cruisespeed;
               input clk, reset, throttle, set, accel, coast, cancel, resume, brake;
               output cruisectrl;
            output cruisectrl;
wire n297, n298, n299, n300, n301, n302, n303, n304, n305, n306, n307,
n308, n309, n310, n311, n312, N49, N62, N64, N66, N120, N122, N123,
N124, N125, N126, N127, N138, N139, N140, N141, N142, N143, N144,
N145, N155, N156, N157, N158, N159, N160, N161, N162, N181, N182, n2,
n3, n4, n5, n6, n7, n8, n9, n18, n19, n20, n21, n24, n25, n26, n27,
n29, n30, n31, n32, n35, n36, n37, n38, n39, n41, n42, n44, n45, n46,
n48, n49, n51, n52, n54, n55, n57, n61, n64, n65, n66, n67, n68, n70,
n72, n73, n75, n77, n78, n80, n82, n83, n85, n87, n88, n90, n91, n92,
n93, n94, n95, n97, n100, n102, n104, n105, n107, n108, n111, n112,
n113, n114, n115, n116, n118, n119, n121, n122, n123, n124, n125.
                                                         113, 1114, 1115, 1116, 1118, 1119, 1121, 1122, 1120, 1124, 1125, 1124, 1125, 1124, 1125, 1124, 1125, 1124, 1125, 1126, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1159, 1151, 1152, 1153, 1154, 1155, 1156, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1172, 1172, 1172, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1173, 1
                                                          n173, n174, n175, n176, n177, n178, n179, n182, n187, n189, n191, n193, n195, n197, n199, n201, n203, n205, n207, n209, n210, n211,
                                                          n212, n213, n214, n215, n216, n217, n218, n219, n220, n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231, n232, n233, n234, n235, n236, n237, n238, n239, n240, n241, n242, n243, n244,
                                                         n245, n246, n247, n248, n249, n250, n251, n252, n253, n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264, n265, n266, n267, n268, n269, n271, n272, n273, n274, n275, n275, n277, n278, n279, n280, n281, n282, n283, n284, n285, n286, n287, n288, 
                                                             n289, n290, n291, n292, n293, n294, n295, n296;
               wire
                                                            [2:0] state:
                                                            [8:0] \r130/carry;
```

Part B

Max paths

```
***********
Report : timing
         -path_type full
         -delay_type max
-slack_lesser_than 5.00
         -max_paths 3
         -sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date : Wed Oct 28 20:08:32 2020
  Startpoint: cruisespeed reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cruisespeed[6]
(output port clocked by clk)
Path Group: clk
  Path Type: max
  Point
                                                                  Incr
                                                                              Path
 a aa
                                                                                 0.00
                                                                                 0.00 r
                                                                                 0.18 r
                                                                                 1.21 r
                                                                                 1.21 r
  data arrival time
                                                                                 1.21
  clock clk (rise edge)
                                                                  10.00
  clock network delay (ideal)
clock reconvergence pessimism
                                                                 0.00
                                                                                10.00
                                                                                10.00
  output external delay
                                                                  -5.00
                                                                                 5.00
  data required time
                                                                                 5.00
  data required time
                                                                                 5.00
  data arrival time
  slack (MET)
                                                                                 3.79
  Startpoint: cruisespeed_reg[0]
  (rising edge-triggered flip-flop clocked by clk)
Endpoint: cruisespeed[0]
  (output port clocked by clk)
Path Group: clk
  Path Type: max
  Point
                                                                  Incr
                                                                                 Path

      clock clk (rise edge)
      0.00

      clock network delay (ideal)
      0.00

      cruisespeed_reg[0]/CLK (DFFPOSX1)
      0.00

      cruisespeed_reg[0]/Q (DFFPOSX1)
      0.14

      U179/Y (INVX1)
      0.26

  clock clk (rise edge)
                                                                                 0.00
                                                                                 0.00 r
                                                                                 0.14 r
  U179/Y (INVX1)
U178/Y (INVX8)
                                                                                 0.40 f
                                                                   0.77
                                                                                 1.17 r
  cruisespeed[0] (out)
                                                                  0.00
                                                                                 1.17 r
  data arrival time
                                                                                 1.17
  clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
                                                                  10.00
0.00
                                                                                10.00
                                                                                10.00
                                                                   0.00
  output external delay
                                                                  -5.00
                                                                                 5.00
  data required time
  data required time
  data arrival time -1.17
  slack (MET)
  Startpoint: cruisespeed_reg[5]
  | Scartpoint: cruisespeed_reg[b] (rising edge-triggered flip-flop clocked by clk)
| Endpoint: cruisespeed[5] (output port clocked by clk)
| Path Group: clk
  Path Type: max
  clock clk (rise edge)
  clock network delay (ideal)
                                                                    0.00
                                                                                 0.00
```

output external delay data required time	-5.00	5.00 5.00	
data required time data arrival time		5.00 -1.17	
slack (MET)		3.83	
Startpoint: cruisespeed_reg[5]	clocked by clk)		
Point	Incr	Path	
clock clk (rise edge)	0.00	0.00	
clock network delay (ideal)	0.00	0.00	
cruisespeed_reg[5]/CLK (DFFPOSX1)	0.00	0.00 r	
cruisespeed_reg[5]/Q (DFFPOSX1)	0.14	0.14 r	
U177/Y (INVX1)	0.23	0.37 f	
U176/Y (INVX8)	0.76	1.12 r	
cruisespeed[5] (out)	0.00	1.12 r	
data arrival time		1.12	
clock clk (rise edge)	10.00	10.00	
clock network delay (ideal)	0.00	10.00	
clock reconvergence pessimism	0.00	10.00	
output external delay	-5.00	5.00	
data required time		5.00	
data required time		5.00	
data arrival time		-1.12	
slack (MET)		3.88	


Min_paths

```
Report : timing
          -path_type full
-delay_type min
-slack_lesser_than 5.00
-max_paths 3
-sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date : Wed Oct 28 20:07:28 2020
  Startpoint: reset (input port clocked by clk)
  Path Type: min
  Point
                                                                      Path
  clock clk (rise edge) 0.00 clock network delay (ideal) 0.00 input external delay 0.00
                                                                        0.00
0.00
                                                    0.00
0.00
0.06
0.08
0.00
                                                                        0.00 f
  reset (in)
U71/Y (OAI21X1)
                                                                        0.06 f
                                                                        0.13 r
  state_reg[1]/D (DFFPOSX1)
data arrival time
                                                                        0.13 r
                                                                        0.13
                                              0.00
0.00
  clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
state_reg[1]/CLK (DFFPOSX1)
                                                                        0.00
                                                                        0.00
                                                                        0.00
0.00 r
   library hold time
                                                                        0.00
  data required time
                                                                        0.00
  data required time
data arrival time
                                                                        0.00
                                                                       -0.13
  slack (MET)
                                                                        0.13
```

Startpoint: brake (input port clocked by clk) Path Group: clk Path Type: min Point Incr Path 0.00 0.00 0.00 f 0.06 f 0.14 r 0.14 r 0.00 0.00 0.00 clock clk (rise edge) 0.00 clock cik (135e edge) clock network delay (ideal) clock reconvergence pessimism 0.00 0.00 state_reg[0]/CLK (DFFPOSX1) 0.00 r library hold time data required time 0.00 0.00 0.00 data required time data arrival time -0.14 slack (MET) Startpoint: resume (input port clocked by clk) Path Type: min Path Incr clock clk (rise edge) 0.00
clock network delay (ideal) 0.00
input external delay 0.00
resume (in) 0.05 0.00 0.00 r resume (in) U40/Y (A0I22X1) 0.05 r 0.06 0.11 f data required time 0.00 data required time 0.00 data arrival time -0.14 slack (MET) 0.13 Startpoint: resume (input port clocked by clk) Endpoint: cruisectrl_reg (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: min Point Clock clk (rise edge) 0.00
clock network delay (ideal) 0.00
input external delay 0.00
resume (in) 0.05
U40/Y (A0I22X1) 0.06
U38/Y (OAI21X1) 0.07 0.00 0.00 r 0.05 r 0.11 f cruisectrl_reg/D (DFFPOSX1) 0.00 data arrival time 0.18 r 0.18 clock clk (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 clock reconvergence pessimism
cruisectrl_reg/CLK (DFFPOSX1) 0.00 0.00 0.00 r 0.00 library hold time 0.00 data required time 0.00 data required time 0.00 data arrival time -0.18 slack (MET) 0.18

Warning: report_timing has satisfied the max_paths criteria. There

Part C



Total Wire Length = 9328 um

Total Number of Vias = 1436

Standard Cells = 302