ECEN 454 LAB 4

NAME: Jason Gilman


UIN: 126006979

SECTION: 511


TA: Guaynu Gao

1-Bit Adder

Schematic



Layout



DRC

```
File Edit Format View Help
DRC started at Wed Oct 7 20:38:51 2020
Validating hierarchy instantiation for:
library: Design
cell: 1-bit-adder
view:
        lavout
Rules come from library NCSU_TechLib_tsmc02.
Rules path is divaDRC.rul.
Inclusion limit is set to 1000.
Parsing drcExtractRules of "/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_tsmc02/divaDRC.rul"...
Optimizing rules...
removing unused task: nwellResEdge = geomGetEdge(nwellRes coincident nwell)
removing unused task: polyResEdge = geomGetEdge(polyRes coincident poly)
removing unused task: sGateWidthCheckEdge = geomGetEdge(sGateWidthCheck)
removing unused task: metalcapEdge = geomGetEdge(metalcap)
removing unused task: padEdge = geomGetEdge(pad)
removing unused task: ccEdge = geomGetEdge(cc)
removing unused task: gselectEdge = geomGetEdge(gselect)
removing unused task: gwellEdge = geomGetEdge(gwell)
removing unused task: nwellRes = geomButting(geomAnd(res id nwell) nBulk (keep == 2))
removing unused task: polyRes = geomButting(geomAndNot(geomAnd(res_id poly) polySRes) fieldPoly (keep == 2))
removing unused task: sGateWidthCheck = geomSize(geomSize(geomAnd(Gate sblock) -2.9) 2.9)
removing unused task: NwPdiode = geomAnd(dio_id geomOutside(nwell pNotOhmic))
removing unused task: PNdiode = geomAnd(dio_id geomOutside(pNotOhmic poly))
removing unused task: NPdiode = geomAnd(dio_id geomOutside(nNotOhmic poly))
removing unused task: m6m5Cap = geomAnd(geomAnd(metal5 metal6) cap_id)
removing unused task: m5m4Cap = geomAnd(geomAnd(metal4 metal5) cap_id)
removing unused task: m4m3Cap = geomAnd(geomAnd(metal3 metal4) cap_id)
removing unused task: m3m2Cap = geomAnd(geomAnd(metal2 metal3) cap_id)
removing unused task: m2m1Cap = geomAnd(geomAnd(metal1 metal2) cap_id)
removing unused task: m1sCap = geomAnd(geomAndNot(metal1 poly) cap_id)
removing unused task: m1pCap = geomAnd(geomAnd(poly metal1) cap_id)
removing unused task: pChannelTran = geomAndNot(pChannelTran hvpChannelTran)
removing unused task: hvpChannelTran = geomAnd(pChannelTran tactive)
removing unused task: nChannelTran = geomAndNot(nChannelTran hvnChannelTran)
removing unused task: hvnChannelTran = geomAnd(nChannelTran tactive)
removing unused task: pChannelCap = geomButting(pChannel pDiff (keep == 1))
removing unused task: nChannelCap = geomButting(nChannel nDiff (keep == 1))
removing unused task: pChannelTran = geomButting(pChannel pDiff (keep == 2))
removing unused task: nChannelTran = geomButting(nChannel nDiff (keep == 2))
removing unused task: Space = geomNot(geomOr(active poly))
removing unused task: pChannel = geomAnd(pNotOhmic poly)
removing unused task: nChannel = geomAnd(nNotOhmic poly)
removing unused task: cap id = geomOr("cap id")
removing unused task: nolpe = geomOr("nolpe")
removing unused task: bkgnd = geomBkgnd()
warn: Duplicate check "(SCMOS Rule 20.9) sblock enclosure of poly resistor: 0.20 um" is being ignored.
warn: Duplicate check "(SCMOS Rule 26.2) metal5 width: 0.30 um" is being ignored.
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Wed Oct 7 20:38:51 2020
    completed ....Wed Oct 7 20:38:51 2020
    CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
******* Summary of rule violations for cell "1-bit-adder layout"
   Total errors found: 0
```

LVS

```
1-bit-adder_lvs - Notepad
File Edit Format View Help
@(#)$CDS: LVS version 6.1.8-64b 08/04/2020 19:19 (cpgsrv11) $
Command line: /opt/coe/cadence/IC618/tools.lnx86/dfII/bin/64bit/LVS -dir /home/ugrads/j/jasongilman/ecen454/LVS Like matching is enabled.


Net swapping is enabled.

Using terminal names as correspondence points.


Compiling Diva LVS rules...
     {\tt Net-list \ summary \ for \ /home/ugrads/j/jasongilman/ecen454/LVS/layout/netlist}
        count
25
7
                              nets
terminals
pmos
nmos
          18
18
     Net-list summary for /home/ugrads/j/jasongilman/ecen454/LVS/schematic/netlist
         count
25
7
18
18
                              nets
terminals
pmos
nmos
    N6
N0
N5
N4
N7
N9
                              Carry
GND
Sum
VDD
     N22
     N23
Devices in the rules but not in the netlist: cap nfet pfet nmos4 pmos4
The net-lists match.
                                     un-matched
          rewired
size errors
pruned
active
                                               0
25
25
                                                          0
25
25
              pruned
active
              total
                                                terminals
              un-matched
matched but
different type
   Probe files from /home/ugrads/j/jasongilman/ecen454/LVS/schematic
   devbad.out:
    netbad.out:
    mergenet.out:
   termbad.out:
   prunenet.out:
   prunedev.out:
   audit.out:
   Probe files from /home/ugrads/j/jasongilman/ecen454/LVS/layout
   devbad.out:
    netbad.out:
    mergenet.out:
   termbad.out:
    prunenet.out:
   prunedev.out:
    audit.out:
```

Waveforms


Inverter




Nand



Xor



1-Bit Adder



Delays

Component	Rising Delay (pS)	Falling Delay (pS)	Error (%)
inverter	263.52	256	2.94
nand	356	355.8	5.62
xor	488.996	384.082	27.32
1-bit adder	379.08	454	19.76

Power Distribution

Component	Power Distribution	
inverter	0.808	
nand	0.527	
xor	0.5278	
1-bit adder	0.613	

Maximum Frequency: 4 MHz

