ECEN 454 LAB 1

NAME: Jason Gilman


UIN: 126006979

SECTION: 511


TA: Guaynu Gao

Fulladder:

Schematic - fulladder



Symbol - fulladder



Testbench – fulladder

Simulation Output - fulladder

```
File file from to View Help
TONL: in cklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode


15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode

15.20-s877: Started on Sep 88, 2820 at 17:27:50 CDT
nocklasode


15.20-s877: Sta
```

4-Bit-Adder:

Schematic - 4-bit-adder



Symbol – 4-bit-adder



Testbench - 4-bit-adder

```
File Edit Format View Help

// Verilog stimulus file.
// Please do not create a module in this file.

// Default verilog stimulus.

initial
begin

A[3:0] = 4'b0000; B[3:0] = 4'b0000; C = 1'b0;

#50 A[3:0] = 4'b111; B[3:0] = 4'b111; C = 1'b0;

#50 A[3:0] = 4'b1010; B[3:0] = 4'b1010; C = 1'b1;

#50 A[3:0] = 4'b1010; B[3:0] = 4'b1010; C = 1'b1;

end


initial
$monitor($time, "A=%b, B=%b, C=%b, SUM=%b, CARRY=%b", A, B, C, SUM, CARRY);
```

Simulation Output – 4-bit-adder


```
File Edit Format View Help
TOOL: ncx1mode 15.20-s077: Started on Sep 08, 2020 at 19:35:01 CDT
TOOL:
            +delay_mode_path
+typdelays
             -
simout.tmp
/home/ugrads/j/jasongilman/ecen454/4-bit-adder_run1/testfixture.template
             -f /home/ugrads/j/jasongilman/ccen454/4-bit-adder_run1/verilog.inpfiles
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/xor2/functional/verilog.v
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/nand2/functional/verilog.v
                          ihnl/cds0/netlist
                          ihnl/cds1/netlist
             +nostdout
            +nostout
+nocopyright
+ncvlogargs+" -neverwarn -nostdout -nocopyright "
+ncvlogargs+" -neg_tchk -nonotifier -sdf_NOCheck_celltype -access +r -pulse_e 100 -pulse_r 100 -neverwarn -timescale 1ns/1ns -nostdout -nocopyright"
+ncsimargs+" -neverwarn -nocopyright -gui-input /home/ugrads/j/jasongilman/ecen454/4-bit-adder_run1/.simTmpNCCmd "
+mpssession+virtuoso39880
             +mpshost+n05-prometheus.olympus.ece.tamu.edu
Relinquished control to SimVision...
ncsim> source /opt/coe/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
ncsim> probe -create -shm test -all -depth 1
Created probe 1
                              0A=0000,B=0000,C=0,SUM=0000,CARRY=0
                           50A-1111,B-1111,C-0,SUM-1110,CARRY-1
100A-1010,B-1010,C-1,SUM-0101,CARRY-1
150A-0101,B-0101,C-1,SUM-1011,CARRY-0
ncsim>
```

4-Bit-Register:

Schematic – 4-bit-register




Symbol – 4-bit-register



8-Bit-Adder:

Schematic – 8-bit-adder



Symbol – 8-bit-adder



Testbench - 8-bit-adder

```
testfixture - Notepad
File Edit Format View Help
// Verilog stimulus file.
// Please do not create a module in this file.
// Default verilog stimulus.
initial
$monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
always@(Clk)
   #25 Clk<=~Clk;
initial
begin
   A[7:0] = 8'b000000000; B[7:0] = 8'b000000000; C = 1'b0; Clk = 1'b0;
   #50 A[7:0] = 8'b011111110; B[7:0] = 8'b11100111; C = 1'b0;
   $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   #50 A[7:0] = 8'b111111111; B[7:0] = 8'b000000000; C = 1'b1;
   $monitor($time," A=%b, B=%b, C=%b, C1k=%b, SUM=%b, CARRY=%b", A, B, C, C1k, SUM, CARRY);
   #50 A[7:0] = 8'b1010101010; B[7:0] = 8'b010101011; C = 1'b0;
   $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   #50 A[7:0] = 8'b10101010; B[7:0] = 8'b01010101; C = 1'b1; $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   #50 A[7:0] = 8'b11001100; B[7:0] = 8'b00110011; C = 1'b0; $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   #50 A[7:0] = 8'b11001100; B[7:0] = 8'b00110011; C = 1'b1; $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   $monitor($time," A=%b, B=%b, C=%b, Clk=%b, SUM=%b, CARRY=%b", A, B, C, Clk, SUM, CARRY);
   $finish;
```

Simulation Output - 8-bit-adder

```
File Edit Format View Help

//pt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/Distch/behavioral/verilog.v
imin/cdsi/netlist
imin/cd
```