Projet PARM

Polytech ARM-based embedded processor



Membre de UNIVERSITÉ **CÔTE D'AZUR**


By Arms-and-Legs


Sommaire


- 1. Les grandes lignes
- 2. Controller
- 3. ALU
- 4. Banc de registre
- 5. Assembleur
- 6. La démonstration

Les Grandes Lignes


Machine









Load/Store






Les Opérations







Les Flags



N & Z (Négatif & Nul)





C (Retenue sortante)


V (Dépassement de capacité)

Tests

	Test des	valeurs o	d'output							
			AND-0	EOR-1	LSL-2	LSR-3	ASR-4	ADC-5	SBC-6	ROR-7
A	В	Shift						CarryIn Off	//On	
0	0		0	0				0//1	-1//0	
100			96					350//351	-151//-150	
65535	131071		65535	65536				196606//(+1)	-65537//(+1)	
1073741824	1073741824		1073741824	0				-2147483648	-1	
1	-1							0//1	1//2	
-100								-350//-349	149//150	
	100				102400	0	0			102400
	2147483647	4			-16	134217727	134217727			-9
	Test des	valeurs	d'output							
A	В	TST-8	RSB-9	CMP-10	CMN-11	OR-12	MUL-13	BIC-14	MVN-15	
0	0		0	0	0	0	0	0	-1	
100			-100						-251	
65535			-65535				-196607			
1073741824	1073741824		-1073741824	0	-2147483648	1073741824	0	0	-1073741825	
1	-1		-1	2	0					
-100	-250		100	150	-350					
	Résultat d	oherent								
	Résultat r	non cohére	ent							

0	Shift	AND-0	EOR-1			aleurs :	V_C_Z_N		
	Shift		2011-1	LSL-2	LSR-3	ASR-4	ADC-5	SBC-6	ROR-7
0							Carryln Off	i//On	
		0_0_1_0	0_0_1_0				0_0_0//1_0	0_0_0//1_0	
250		0_0_0_0	0_0_0_0				0_0_0_0	0_1_0_1	
131071		0_0_0_0	0_0_0_0				0_0_0_0	0_1_0_1	
73741824		0_0_0_0	0_0_1_0				1_0_0_1	0_1_0_1	
							0_1_0_1	0_0_0_0	
	10								0_0_0_0
147483647	4			1_1_0_1	0_1_0_0	0_1_0_0			1_1_0_1
est des	valeurs o	le flag		Explicati	ion des v	aleurs :	V_C_Z_N	1	
	TST-8	RSB-9	CMP-10	CMN-11	OR-12	MUL-13	BIC-14	MVN-15	
			0_0_1_0	0_0_1_0	0_0_1_0	0_0_1_0	0_0_1_0	0_0_0_1	
		0_1_0_1	0_1_0_1		0_0_0_0	0_0_0_0	0_0_0_0	0_0_0_1	
		0_1_0_1							
	0_0_0_0	0_1_0_1			0_0_0_0	0_0_1_0	0_0_1_0	0_0_0_1	
-									Ţ
-250		0_1_0_0	0_0_0_0	0_1_0_1			_		
= Overfl	ow								
= Carry	Out								
= Nul									
= Négat	if								
	073741824 -1 -250 100 .47483647 est des 0 250 131071 173741824 -1 -250 = Overfl = Carry	073741824 -1 -250 100 100 100 100 100 100 100 1	073741824	0.0000 0.010 -1 -250 100 10 -47483647 4 est des valeurs de flag TST-8 RSB-9 CMP-10 0.010 0.010 0.010 0.010 250 0.00 0.010 0.010 0.010 131071 0.00 0.010 0.101 0.101 173741824 0.00 0.0101 0.101 -250 0.100 0.1001 0.100 = Overflow = CarryOut = Nul	0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0.000 0.010 0.010 0.010 0.047483647 4 0.000 0.010 0.000 0.010 0.047483647 4 1.1001 0.1000 0.010 0.047483647 4 1.1001 0.1000 0.047483647 4 1.1001 0.040	0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	100 10	100 10 10 10 10 10 10 1


Le Banc de registre



Tests

						4										4
		Entré	ees				Sorties obtenue									
DataIn	RegDest	Clock	Reset	RegA	RegB	Aout	Bout	R0	R1	R2	R3	R4	R5	R6	R7	<u> </u>
01000110	000	Rising Edge	0	000	000	01000110	01000110	01000110	01000110	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	000	Rising Edge	0	001	000	00000000	01000110	00000000	01000110	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	001	Rising Edge	0	001	000	01000110	00000000	01000110	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	001	Rising Edge	0	010	001	00000000	01000110	00000000	01000110	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	010	Rising Edge	1	010	001	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	010	Rising Edge	1	011	010	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	011	Rising Edge	1	011	010	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	011	Rising Edge	1	100	011	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	100	Falling Edge	1	100	011	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	100	Falling Edge	1	101	100	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	101	Falling Edge	1	101	100	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	101	Falling Edge	1	110	101	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	110	Falling Edge	0	110	101	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	110	Falling Edge	0	111	110	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	111	Falling Edge	0	111	110	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
01000110	111	Falling Edge	0	111	111	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
4							1						,			
		Résultat c	cohérent	1	1	,	1	,	1		,					
		Résultat non	n cohérent		1	;	!	,	1		1					







Démonstration

Présentation des fonctionalités réalisées par notre microprocesseur ARM

- > Tests unitaires à la mains
- Circuits testeur
- Chronogramme

Opcode_decoder


Instruction en entrée	Résu	ltat attendu	Résu	ltat obtenu		
opcode	code sortie	note	code sortie	note	Statut	Observation
000000	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
001010	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
001111	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
010000	01000	Data_processing	01000	Data_processing	Good	
011000	00100	Load_Store	00100	Load_Store	Good	
100100	00100	Load_Store	00100	Load_Store	Good	
101100	00010	SP_Address	00010	SP_Address	Good	
110100	00001	Conditional	00001	Conditional	Good	


Shift_Add_Sub_Mov

Inst	truction en entrée				Résult	at attendu						
Enable	Instruction	Carry	Imm32_En	Imm5	Imm32	ALU_Opcode	Rm	Rn	Rd	Flags	note	
1	0000011010111001	0	0	11010	"0000000000000000000000000000000000	0100	000	111	001	1110	LSL	
1	0000111010110100	0	0	11010	"0000000000000000000000000000000000	0011	000	110	100	1110	LSR	
1	0001011000101111	0	0	11000	"00000000000000000000000000000000000	0100	000	101	111	1110	ASR	
1	0001100110111001	0	0	00000	"00000000000000000000000000000000000	0101	110	111	001	1111	ADD	
1	0001101010001100	1	0	00000	"00000000000000000000000000000000000	0110	010	001	100	1111	SUB	
1	0001110110010001	0	1	00000	"00000000000000000000000000000000000000	0101	000	000	001	1111	ADD_IMM	
1	0001111001010110	1	1	00000	"00000000000000000000000000000000000000	0110	000	000	1110	1111	SUB_IMM	
1	0010000111010101	0	1	00000	"1111111111111111111111100101010"	1001	000	000	001	1100	MOV	
0	0010000111000100	0	0	00000	"0000000000000000000000000000000000	0000	000	000	000	0000	DISABLE	
		-										
Inst	truction en entrée				Résult	tat obtenu						Statute
Inst Enable	truction en entrée Instruction	Carry	Imm32_En	Imm5	Résult Imm32	tat obtenu ALU_Opcode	Rm	Rn	Rd	Flags	note	Statut
		Carry 0	Imm32_En	Imm5 11010			Rm 000	Rn 111	Rd 001	Flags 1110	note LSL	Statut(
Enable	Instruction	<u> </u>			Imm32	ALU_Opcode						
Enable 1	Instruction 0000011010111001	0	0	11010	Imm32 "0000000000000000000000000000000"	ALU_Opcode 0100	000	111	001	1110	LSL	Good
Enable 1 1	Instruction 0000011010111001 0000111010110100	0	0	11010 11010	Imm32 "000000000000000000000000000000" "000000	ALU_Opcode 0100 0011	000 000	111 110	001 100	1110 1110	LSL LSR	Good Good
Enable 1 1 1	Instruction 0000011010111001 0000111010110100 0001011000101111	0 0	0 0	11010 11010 11000	Imm32 "000000000000000000000000000000000" "000000	ALU_Opcode 0100 0011 0100	000 000	111 110 101	001 100 111	1110 1110 1110	LSL LSR ASR	Good Good
Enable 1 1 1 1	Instruction 0000011010111001 0000111010110100 0001011000101111 000110011011	0 0 0	0 0 0	11010 11010 11000 00000	Imm32 "0000000000000000000000000000000" "000000	ALU_Opcode 0100 0011 0100 0101	000 000 000 110	111 110 101 111	001 100 111 001	1110 1110 1110 1111	LSL LSR ASR ADD SUB	Good Good Good
Enable 1 1 1 1 1 1	Instruction 0000011010111001 0000111010110100 0001011000101111 000110011011	0 0 0 0	0 0 0 0	11010 11010 11000 00000 00000	Imm32 "0000000000000000000000000000000" "000000	ALU_Opcode 0100 0011 0100 0101 0110	000 000 000 110 010	111 110 101 111 001	001 100 111 001 100	1110 1110 1110 1111 1111	LSL LSR ASR ADD SUB	Good Good Good Good
1 1 1 1 1 1 1	Instruction 0000011010111001 000011101010100 0001011000101111 000110011011	0 0 0 0 0 1	0 0 0 0 0 0	11010 11010 11000 00000 00000 00000	Imm32 "00000000000000000000000000000000000	ALU_Opcode 0100 0011 0100 0101 0110 0101	000 000 000 110 010	111 110 101 111 001 000	001 100 111 001 100 001	1110 1110 1110 1111 1111 1111	LSL LSR ASR ADD SUB ADD_IMM	Good Good Good Good Good
1 1 1 1 1 1 1 1	Instruction 0000011010111001 0000111010110100 0001011000101111 000110011011	0 0 0 0 0 1	0 0 0 0 0 0 1	11010 11010 11000 00000 00000 00000 00000	Imm32 "000000000000000000000000000000000" "000000	ALU_Opcode 0100 0011 0100 0101 0110 0101 0110	000 000 000 110 010 000 000	111 110 101 111 001 000 000	001 100 111 001 100 001 1110	1110 1110 1110 1111 1111 1111 1111	LSL LSR ASR ADD SUB ADD_IMM SUB_IMM	Good Good Good Good Good Good

Data_Processing

Instru	iction en entrée	Résultat attendu						Résultat obtenu						
Enable	Instructions	Opcode	Rn	Rm	Rd	Flags_Update	note	Opcode	Rn	Rm	Rd	Flags_Update	note	Statut
1	010000000010001	0000	001	010	001	1110	AND	0000	001	010	001	1110	AND	Good
1	0100000001010001	0001	001	010	001	1110	EOR	0001	001	010	001	1110	EOR	Good
1	0100000010010001	0010	001	010	001	1110	LSL	0010	001	010	001	1110	LSL	Good
1	0100000011010001	0011	001	010	001	1110	LSR	0011	001	010	001	1110	LSR	Good
1	0100000100010001	0100	001	010	001	1110	ASR	0100	001	010	001	1110	ASR	Good
1	0100000101010001	0101	001	010	001	1111	ADC	0101	001	010	001	1111	ADC	Good
1	0100000110010001	0110	001	010	001	1111	SBC	0110	001	010	001	1111	SBC	Good
1	0100000111010001	0111	001	010	001	1100	ROR	0111	001	010	001	1100	ROR	Good
1	0100001000010001	1000	001	010	001	1110	TST	1000	001	010	001	1110	TST	Good
1	0100001001010001	1001	000	010	001	1111	RSB	1001	000	010	001	1111	RSB	Good
1	0100001010010001	1010	001	010	001	1100	CMP	1010	001	010	001	1100	CMP	Good
1	0100001011010001	1011	001	010	001	1111	CMN	1011	001	010	001	1111	CMN	Good
1	0100001100010001	1100	001	010	001	1110	ORR	1100	001	010	001	1110	ORR	Good
1	0100001101010001	1101	001	010	001	1100	MUL	1101	001	010	001	1100	MUL	Good
1	0100001110010001	1110	001	010	001	1110	BIC	1110	001	010	001	1110	BIC	Good
1	0100001111010001	1111	000	010	001	1110	MVN	1111	000	010	001	1110	MVN	Good
0	0100001111010001	0000	000	000	000	0000	DISABLE	0000	000	000	000	0000	DISABLE	Good





Flags_APSR Chronogramme

