

# Projet PARM

**Polytech ARM-based embedded  
processor**



By Arms-and-Legs


# Sommaire

1. Les grandes lignes
2. Controller
3. ALU
4. Banc de registre
5. Assembleur
6. La démonstration

1


# **Les Grandes Lignes**


# Machine









2

## **Le Controller**





# Load/Store



Signal Name				
clk				
En				
Rst				
Stack_Pointer	11111111111111110000000000000000			
Instruction	9208	9104	9908	9A04 9100
RAM_Addr	11111111111111111000000000000100	11111111111111111000000000000100	11111111111111111000000000000100	11111111111111111000000000000100
PC_Hold				
Load				
Store				
Rd	0	1	2	0
Rm	2	1	0	1




3

**L'ALU**


# Les Opérations




# Les Flags



N & Z  
(Négatif & Nul)



C  
(Retenue sortante)



V  
(Dépassement de capacité)


# Tests

[illegible]

Test des valeurs de flag			Explication des valeurs :				V_C_Z_N			
A	B	Shift	AND-0	EOR-1	LSL-2	LSR-3	ASR-4	ADC-5	SBC-6	ROR-7
0	0		0 0 1 0	0 0 1 0				CarryIn Off//On		
100	250		0 0 0 0	0 0 0 0				0 0 0//1 0	0 0 0//1 0	
65535	131071		0 0 0 0	0 0 0 0				0 0 0 0	0 1 0 1	
1073741824	1073741824		0 0 0 0	0 0 1 0				1 0 0 1	0 1 0 1	
1	-1							0 1 1//0 0	0 1 0 0	
-100	-250							0 1 0 1	0 0 0 0	
	100	10			0 0 0 0	0 0 1 0	0 0 1 0			0 0 0 0
	2147483647	4			1 1 0 1	0 1 0 0	0 1 0 0			1 1 0 1
Test des valeurs de flag			Explication des valeurs :				V_C_Z_N			
A	B	TST-8	RSB-9	CMP-10	CMN-11	OR-12	MUL-13	BIC-14	MVN-15	
0	0	0 0 1 0	0 0 1 0	0 0 1 0	0 0 1 0	0 0 1 0	0 0 1 0	0 0 1 0	0 0 0 1	
100	250	0 0 0 0	0 1 0 1	0 1 0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	
65535	131071	0 0 0 0	0 1 0 1	0 1 0 1	0 0 0 0	0 0 0 0	1 0 0 1	0 0 1 0	0 0 0 1	
1073741824	1073741824	0 0 0 0	0 1 0 1	0 0 1 0	1 0 0 1	0 0 0 0	0 0 1 0	0 0 1 0	0 0 0 1	
1	-1	0 1 0 1	0 1 0 0	0 1 1 0	0 1 1 0					
-100	-250	0 1 0 0	0 0 0 0	0 1 0 1	0 1 0 1					
V = Overflow										
C = CarryOut										
Z = Nul										
N = Négatif										

4

## **Le Banc de registre**




# Tests

[illegible]

5

## **L'Assembleur**





## Démonstration

Présentation des fonctionnalités réalisées  
par notre microprocesseur ARM

- Tests unitaires à la mains
- Circuits testeur
- Chronogramme

# Opcode\_decoder

Instruction en entrée	Résultat attendu		Résultat obtenu		Statut	Observation
	code sortie	note	code sortie	note		
000000	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
001010	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
001111	10000	shift_add_sub_mov	10000	shift_add_sub_mov	Good	
010000	01000	Data_processing	01000	Data_processing	Good	
011000	00100	Load_Store	00100	Load_Store	Good	
100100	00100	Load_Store	00100	Load_Store	Good	
101100	00010	SP_Address	00010	SP_Address	Good	
110100	00001	Conditional	00001	Conditional	Good	


# Shift\_Add\_Sub\_Mov

Instruction en entrée		Résultat attendu										
Enable	Instruction	Carry	Imm32_En	Imm5	Imm32	ALU_Opcode	Rm	Rn	Rd	Flags	note	
1	0000011010111001	0	0	11010	"00000000000000000000000000000000"	0100	000	111	001	1110	LSL	
1	0000111010110100	0	0	11010	"00000000000000000000000000000000"	0011	000	110	100	1110	LSR	
1	0001011000101111	0	0	11000	"00000000000000000000000000000000"	0100	000	101	111	1110	ASR	
1	0001100110111001	0	0	00000	"00000000000000000000000000000000"	0101	110	111	001	1111	ADD	
1	0001101010001100	1	0	00000	"00000000000000000000000000000000"	0110	010	001	100	1111	SUB	
1	0001110110010001	0	1	00000	"00000000000000000000000000000110"	0101	000	000	001	1111	ADD_IMM	
1	0001111001010110	1	1	00000	"00000000000000000000000000000001"	0110	000	000	1110	1111	SUB_IMM	
1	0010000111010101	0	1	00000	"1111111111111111111111111100101010"	1001	000	000	001	1100	MOV	
0	0010000111000100	0	0	00000	"00000000000000000000000000000000"	0000	000	000	000	0000	DISABLE	
Instruction en entrée		Résultat obtenu										Statut
Enable	Instruction	Carry	Imm32_En	Imm5	Imm32	ALU_Opcode	Rm	Rn	Rd	Flags	note	
1	0000011010111001	0	0	11010	"00000000000000000000000000000000"	0100	000	111	001	1110	LSL	Good
1	0000111010110100	0	0	11010	"00000000000000000000000000000000"	0011	000	110	100	1110	LSR	Good
1	0001011000101111	0	0	11000	"00000000000000000000000000000000"	0100	000	101	111	1110	ASR	Good
1	0001100110111001	0	0	00000	"00000000000000000000000000000000"	0101	110	111	001	1111	ADD	Good
1	0001101010001100	1	0	00000	"00000000000000000000000000000000"	0110	010	001	100	1111	SUB	Good
1	0001110110010001	0	1	00000	"00000000000000000000000000000110"	0101	000	000	001	1111	ADD_IMM	Good
1	0001111001010110	1	1	00000	"00000000000000000000000000000001"	0110	000	000	1110	1111	SUB_IMM	Good
1	0010000111010101	0	1	00000	"1111111111111111111111111100101010"	1001	000	000	001	1100	MOV	Good
0	0010000111000100	0	0	00000	"00000000000000000000000000000000"	0000	000	000	000	0000	DISABLE	Good


# Data\_Processing

Instruction en entrée		Résultat attendu						Résultat obtenu						Statut
Enable	Instructions	Opcode	Rn	Rm	Rd	Flags_Update	note	Opcode	Rn	Rm	Rd	Flags_Update	note	
1	0100000000010001	0000	001	010	001	1110	AND	0000	001	010	001	1110	AND	Good
1	0100000001010001	0001	001	010	001	1110	EOR	0001	001	010	001	1110	EOR	Good
1	0100000010010001	0010	001	010	001	1110	LSL	0010	001	010	001	1110	LSL	Good
1	0100000011010001	0011	001	010	001	1110	LSR	0011	001	010	001	1110	LSR	Good
1	0100000100010001	0100	001	010	001	1110	ASR	0100	001	010	001	1110	ASR	Good
1	0100000101010001	0101	001	010	001	1111	ADC	0101	001	010	001	1111	ADC	Good
1	0100000110010001	0110	001	010	001	1111	SBC	0110	001	010	001	1111	SBC	Good
1	0100000111010001	0111	001	010	001	1100	ROR	0111	001	010	001	1100	ROR	Good
1	0100001000010001	1000	001	010	001	1110	TST	1000	001	010	001	1110	TST	Good
1	0100001001010001	1001	000	010	001	1111	RSB	1001	000	010	001	1111	RSB	Good
1	0100001010010001	1010	001	010	001	1100	CMP	1010	001	010	001	1100	CMP	Good
1	0100001011010001	1011	001	010	001	1111	CMN	1011	001	010	001	1111	CMN	Good
1	0100001100010001	1100	001	010	001	1110	ORR	1100	001	010	001	1110	ORR	Good
1	0100001101010001	1101	001	010	001	1100	MUL	1101	001	010	001	1100	MUL	Good
1	0100001110010001	1110	001	010	001	1110	BIC	1110	001	010	001	1110	BIC	Good
1	0100001111010001	1111	000	010	001	1110	MVN	1111	000	010	001	1110	MVN	Good
0	0100001111010001	0000	000	000	000	0000	DISABLE	0000	000	000	000	0000	DISABLE	Good


Test with negative gate



Test with positive gate



Test when disabled




N : Résultat négatif, égal au bit de poids fort au résultat

C : Retenue


Z : Résultat nul, égal à 1 si le résultat est 0

V : Dépassement de capacité


code : 0000 - EQ - Egalité -  $Z == 1$




code : 0001 - NE - Différence -  $Z == 0$



code : 0010 - CS - Retenue -  $C == 1$



code : 0011 - CC - Pas de retenue -  $C == 0$





# Flags\_APSR Chronogramme

