

Tomasulo Example Cycle 0

Instruction status				Execution		Write							
Instruction	<i>j</i>	<i>k</i>		Issue	complete	Result			Busy	Address			
LD	F6	34+	R2						Load1	No			
LD	F2	45+	R3						Load2	No			
MUL	F0	F2	F4						Load3	No			
SUB	F8	F6	F2										
DIV	F10	F0	F6										
ADD	F6	F8	F2										
Reservation Stations					S1	S2	RS for <i>j</i>	RS for <i>k</i>					
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>					
	0	Add1	No										
	0	Add2	No										
	0	Add3	No										
	0	Mult1	No										
	0	Mult2	No										
Register result status													
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
0			FU										

Latency: load 1, add 2, multiply 10 and divide 40 clock cycles

Tomasulo Example Cycle 1

<u>Instruction status</u>				<i>Execution</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address
LD F6	34+	R2		1			Load1	Yes 34+R2
LD F2	45+	R3					Load2	No
MULT F0	F2	F4					Load3	No
SUB F8	F6	F2						
DIV F10	F0	F6						
ADD F6	F8	F2						

<u>Reservation Stations</u>			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
<i>Time</i>	<i>Name</i>	<i>BusyOp</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No				
0	Add2	No				
	Add3	No				
0	Mult1	No				
0	Mult2	No				

<u>Register result status</u>											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
1	FU	Load1									

Tomasulo Example Cycle 2

<u>Instruction status</u>				<i>Execution</i>	<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address
LD F6	34+	R2	1			Load1	Yes 34+R2
LD F2	45+	R3	2			Load2	Yes 45+R3
MUL F0	F2	F4				Load3	No
SUB F8	F6	F2					
DIV F10	F0	F6					
ADD F6	F8	F2					

<u>Reservation Stations</u>			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
0	Mult2	No					

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
Clock									
2	FU		Load2		Load1				

Note: Unlike 6600, can have multiple loads outstanding

Tomasulo Example Cycle 3

Instruction status

			<i>Execution</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address
LD F6 34+ R2			1	3		Load1	Yes 34+R2
LD F2 45+ R3			2			Load2	Yes 45+R3
MUL F0 F2 F4			3			Load3	No
SUB F8 F6 F2							
DIV F10 F0 F6							
ADD F6 F8 F2							

Reservation Stations

<u>Observation Stations</u>			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD		R(F4)	Load2	
0	Mult2	No					

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU	Mult1	Load2		Load1				

- Note: register names are removed (“renamed”) in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4

Instruction status				Execution		Write						
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>			Busy	Address			
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MUL	F0	F2	F4	3				Load3	No			
SUB	F8	F6	F2	4								
DIV	F10	F0	F6									
ADD	F6	F8	F2									
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	Yes	SUB	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT		R(F4)	Load2					
	0	Mult2	No									
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4			FU	Mult1	Load2		M(34+R2)	Add1				

- Load2 completing; what is waiting for it?

Tomasulo Example Cycle 5

Instruction status				Execution		Write							
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>			Busy	Address				
LD F6	34+	R2	1	3	4		Load1	No					
LD F2	45+	R3	2	4	5		Load2	No					
MUL F0	F2	F4	3				Load3	No					
SUB F8	F6	F2	4										
DIV F10	F0	F6	5										
ADD F6	F8	F2											
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>						
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>					
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)							
	0	Add2	No										
		Add3	No										
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)							
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1						
Register result status													
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2				

Tomasulo Example Cycle 6

Instruction status				Execution		Write						
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>			Busy	Address			
LD F6	34+	R2	1	3	4		Load1	No				
LD F2	45+	R3	2	4	5		Load2	No				
MUL F0	F2	F4	3				Load3	No				
SUB F8	F6	F2	4									
DIV F10	F0	F6	5									
ADD F6	F8	F2	6									
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

- Issue ADDD here vs. scoreboard?

Tomasulo Example Cycle 7

Instruction status				Execution		Write				
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>			Busy	Address	
LD F6	34+	R2	1	3	4		Load1	No		
LD F2	45+	R3	2	4	5		Load2	No		
MUL F0	F2	F4	3				Load3	No		
SUB F8	F6	F2	4	7						
DIV F10	F0	F6	5							
ADD F6	F8	F2	6							
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>			
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>		
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)				
	0	Add2	Yes	ADDD		M(45+R3)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)				
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1			
Register result status										
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ... F30</i>
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2	

- Add1 completing; what is waiting for it?

Tomasulo Example Cycle 8

Instruction status				Execution		Write							
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address				
LD	F6	34+	R2	1	3	4		Load1	No				
LD	F2	45+	R3	2	4	5		Load2	No				
MUL	F0	F2	F4	3				Load3	No				
SUB	F8	F6	F2	4	7	8							
DIV	F10	F0	F6	5									
ADD	F6	F8	F2	6									
Reservation Stations				S1		S2	RS for <i>j</i>	RS for <i>k</i>					
	Time	Name	Bus	Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>					
	0	Add1	No										
	2	Add2	Yes	ADD	M()-M()	M(45+R3)							
	0	Add3	No										
	7	Mult1	Yes	MULT	M(45+R3)	R(F4)							
	0	Mult2	Yes	DIV		M(34+R2)	Mult1						
Register result s													
Clock				F0	F2	F4	F6	F8	F10	F12 ...	F30		
8		FU	Mult1	M(45+R3)			Add2	M()-M()	Mult2				

Tomasulo Example Cycle 9

Instruction status				Execution		Write					
Instruction		j	k	Issue	complete	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MUL	F0	F2	F4	3				Load3	No		
SUB	F8	F6	F2	4	7	8					
DIV	F10	F0	F6	5							
ADD	F6	F8	F2	6							
Reservation Stations					S1	S2	RS for j	RS for k			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
	0	Add1	No								
	1	Add2	Yes	ADD	M()–M()	M(45+R3)					
	0	Add3	No								
	6	Mult1	Yes	MULT	M(45+R3)	R(F4)					
	0	Mult2	Yes	DIV		M(34+R2)	Mult1				
Register result status											
Clock				F0	F2	F4	F6	F8	F10	F12 ...	F30
9			FU	Mult1	M(45+R3)		Add2	M()–M()	Mult2		

Tomasulo Example Cycle 10

Instruction status				Execution		Write					
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address		
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	4	5		Load2	No			
MUL F0	F2	F4	3				Load3	No			
SUB F8	F6	F2	4	7	8						
DIV F10	F0	F6	5								
ADD F6	F8	F2	6	10							
Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>				
	Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k			
	0	Add1	No								
	0	Add2	Yes	ADD	M()	M(45+R3)					
	0	Add3	No								
	5	Mult1	Yes	MULT	M(45+R3)	R(F4)					
	0	Mult2	Yes	DIV		M(34+R2)	Mult1				
Register result status											
Clock				F0	F2	F4	F6	F8	F10	F12 ...	F30
10		FU	Mult1	M(45+R3)			Add2	M()–M()	Mult2		

- Add2 completing; what is waiting for it?

Tomasulo Example Cycle 11

Instruction status				Execution		Write							
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address				
LD	F6	34+	R2	1	3	4		Load1	No				
LD	F2	45+	R3	2	4	5		Load2	No				
MUL	F0	F2	F4	3				Load3	No				
SUB	F8	F6	F2	4	7	8							
DIV	F10	F0	F6	5									
ADD	F6	F8	F2	6	10	11							
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>						
	<i>Time</i>	<i>Name</i>	<i>Bus</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>					
	0	Add1	No										
	0	Add2	No										
	0	Add3	No										
	4	Mult1	Yes	MULT	M(45+R3)	R(F4)							
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1						
Register result s													
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12...</i>	<i>F30</i>		
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()	GM	Mult2			

- Write result of ADDD here vs. scoreboard?

Tomasulo Example Cycle 12

Instruction status				Execution		Write						
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address			
LD F6	34+	R2	1	3	4		Load1	No				
LD F2	45+	R3	2	4	5		Load2	No				
MUL F0	F2	F4	3				Load3	No				
SUB F8	F6	F2	4	6	7							
DIV F10	F0	F6	5									
ADD F6	F8	F2	6	10	11							
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIV		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12		FU	Mult1	M(45+R3)			(M-M)+M()	M()-M()	Mult2			

- Note: all quick instructions complete already

Tomasulo Example Cycle 13

Instruction status				Execution		Write					
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>			Busy	Address		
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	4	5		Load2	No			
MUL F0	F2	F4	3				Load3	No			
SUB F8	F6	F2	4	7	8						
DIV F10	F0	F6	5								
ADD F6	F8	F2	6	10	11						
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>			
	0	Add1	No								
	0	Add2	No								
		Add3	No								
	2	Mult1	Yes	MULT	M(45+R3)	R(F4)					
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1				
Register result status											
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
13			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2		

Tomasulo Example Cycle 14

Instruction status				Execution		Write						
Instruction		<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	F8	F6	F2	4	7	8						
DIV	F10	F0	F6	5								
ADD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIV		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 15

Instruction status				Execution		Write						
Instruction		<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15			Load3	No			
SUB	F8	F6	F2	4	7	8						
DIV	F10	F0	F6	5								
ADD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIV		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

- Mult1 completing; what is waiting for it?

Tomasulo Example Cycle 16

Instruction status				Execution		Write				
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address	
LD F6	34+	R2	1	3	4		Load1	No		
LD F2	45+	R3	2	4	5		Load2	No		
MUL F0	F2	F4	3	15	16		Load3	No		
SUB F8	F6	F2	4	7	8					
DIV F10	F0	F6	5							
ADD F6	F8	F2	6	10	11					
Reservation Stations				<i>S1</i>		<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>		
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>		
	0	Add1	No							
	0	Add2	No							
		Add3	No							
	0	Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)				
Register result status										
Clock			<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
16		FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2		

- Note: Just waiting for divide

Tomasulo Example Cycle 55

Instruction status				Execution		Write				
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MUL	F0	F2	F4	3	15	16		Load3	No	
SUB	F8	F6	F2	4	7	8				
DIV	F10	F0	F6	5						
ADD	F6	F8	F2	6	10	11				
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>			
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>		
	0	Add1	No							
	0	Add2	No							
		Add3	No							
	0	Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)				
Register result status										
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ... F30</i>
55		FU		M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2	

Tomasulo Example Cycle 56

Instruction status				Execution		Write						
Instruction		j	k	Issue	complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15	16		Load3	No			
SUB	F8	F6	F2	4	7	8						
DIV	F10	F0	F6	5	56							
ADD	F6	F8	F2	6	10	11						
Reservation Stations					S1	S2	RS for j	RS for k				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result status												
Clock				F0	F2	F4	F6	F8	F10	F12	...	F30
56			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

- Mult 2 completing; what is waiting for it?

Tomasulo Example Cycle 57

Instruction status				Execution		Write					
Instruction		j	k	Issue	complete	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MUL	F0	F2	F4	3	15	16		Load3	No		
SUB	F8	F6	F2	4	7	8					
DIV	F10	F0	F6	5	56	57					
ADD	F6	F8	F2	6	10	11					
Reservation Stations				S1		S2	RS for j	RS for k			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
	0	Add1	No								
	0	Add2	No								
		Add3	No								
	0	Mult1	No								
	0	Mult2	No								
Register result status											
Clock				F0	F2	F4	F6	F8	F10	F12 ...	F30
57			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	M*F4/M		

- Again, in-order issue, out-of-order execution, completion

Compare to Scoreboard Cycle 62

Instruction status				Read Executi Write			
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complete	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9	19	20
SUBDF	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDDF	F6	F8	F2	13	14	16	22

Functional unit status		<i>dest</i>		<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	0 Divide	No								

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
62	<i>FU</i>									

- Why takes longer on Scoreboard/6600?