
Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			
MUL [*]	F0	F2	F4					Load3	No			
SUBI	J F8	F6	F2									
DIVD	F10	F0	F6									
ADDI	J F6	F8	F2									
Reservation Stations			<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
0			FU									

Latency: load 1, add 2, multiply 10 and divide 40 clock cycles



Instruction	n status	<u>S</u>		Execution	Write					
Instruction	n <i>j</i>	K	Issue	complete	Result			Busy	<u>Addre</u> ss	
LD F6	34+	R2	1				Load1	Yes	34+R2	
LD F2	45+	R3					Load2	No		
MULTF0	F2	F4					Load3	No		
SUBDF8	F6	F2							<u>.</u>	
DIVDF10	F0	F6								
ADDIF6	F8	F2								
Reservati	on Stat	<u>tions</u>		S1	S2	RS for j	RS for	k		
Tim	e Name	Bus	уОр	Vj	Vk	Qj	Qk	_		
(O Add1	No								
(Add2	No								
	Add3	No								
(0 Mult1	No								
(0 Mult2	No								
Register ı	result s	tatus								
Clock			F0	F2	F4	F6	F8	F10	F12	F30
1		FU				Load1		_		



Note: Unlike 6600, can have multiple loads outstanding



Execution Write

	_								
Instruction <i>j</i>	K	Issue	complete	Result			Busy	<u>Addre</u> ss	
LD F6 34+	R2	1	3			Load1	Yes	34+R2	
LD F2 45+	R3	2				Load2	Yes	45+R3	
MUL [·] F0 F2	F4	3				Load3	No		
SUBDF8 F6	F2								
DIVDF10 F0	F6								
ADDDF6 F8	F2								
Reservation Stat	ions		S1	S2	RS for j	RS for	k		
Time Name	Bus	у Ор	Vj	Vk	Qj	Qk	_		
0 Add1	No								
0 Add2	No								
Add3	No								
0 Mult1	Yes	MULT	D	R(F4)	Load2				
0 Mult2	No								
Register result st	tatus								
Clock		F0	F2	F4	F6	F8	F10	F12	F30
3	FU	Mult1	Load2		Load1				

➤ Note: register names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard



Instruction status

Load1 completing; what is waiting for Load1?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R	3	
MUL [*]	F0	F2	F4	3				Load3	No			
SUBI	J F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDI	J F6	F8	F2									
Rese	Reservation Stations				S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT	D	R(F4)	Load2					
	0	Mult2	No									
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(34+R2)	Add1				



Load2 completing; what is waiting for it?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL [*]	F0	F2	F4	3				Load3	No			
SUBI	J =8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDI	₽ 6	F8	F2									
Reservation Stations			<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL [*]	F0	F2	F4	3				Load3	No			
SUBI	J F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDI	₽ 6	F8	F2	6								
Reservation Stations			<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
6			FU	Mult ₁	M(45+R3)		Add2	Add1	Mult2			



Issue ADDD here vs. scoreboard?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL [*]	F0	F2	F4	3				Load3	No			
SUBI	J F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDI	J F6	F8	F2	6								
Rese	Reservation Stations				S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			



Add1 completing; what is waiting for it?

Instru	uctio	n status	S _		Execution	Write						
Instru	uctio	n <i>j</i>	ĸ	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	B 8	F6	F2	4	7	8						
DIVE)F10	F0	F6	5								
ADD	₽6	F8	F2	6								
Rese	ervati	on Sta	<u>tions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Bus	Ор	Vj	Vk	Qj	Qk				
	(Add1	No									
	2	Add2	Yes	ADDD)M()-M()	M(45+R3)						
	(Add3	No		V							
	7	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	(Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regi	ster r	esult s										
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	M()-M()Mult2			

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	J 8	F6	F2	4	7	8						
DIVE)F10	F0	F6	5								
ADD	₽ 6	F8	F2	6								
Reservation Stations		<u>ions</u>		S1	S2	RS for j	RS for	k				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()–M()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1	M(45+R3)		Add2	M()-M	()Mult2			

Instru	uction	status	<u>}</u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADD	₽ 6	F8	F2	6	10							
Reservation Stations			<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	M()–M()	M(45+R3)						
	0	Add3	No									
	5	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M	(Mult2			



Add2 completing; what is waiting for it?

Instru	uctior	n statu	<u>s</u> _		Execution	Write						
Instru	uctior	ነ <i>j</i>	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	B 8	F6	F2	4	7	8						
DIVE)F10	F0	F6	5								
ADD	₽6	F8	F2	6	10	11						
Rese	Reservation Station			<u> </u>	S1	S2	RS for j	RS for	k			
	Time	Name	Bus	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regi	ster r	esult s				,						
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
11 FU Mult1 M(45+R3)							(M-M)+M()M()ĞN	Mult2			



Write result of ADDD here vs. scoreboard?

Instru	uction	status	<u>}</u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	F 8	F6	F2	4	6	7						
DIVD	F10	F0	F6	5								
ADDI	₽ 6	F8	F2	6	10	11						
Rese	Reservation Station				S1	S2	RS for j	RS for	k			
	Time Name Bu		Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
12 FU Mult1 M(45+R3) ((M-M)+M()	M()-M	Mult2		-		



Note: all quick instructions complete already

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+ R2 1		1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	J 8	F6	F2	4	7	8						
DIVD)F10	F0	F6	5								
ADD	₽ 6	F8	F2	6	10	11						
Rese	rvatic	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULT	M (45+R3)	R(F4)						
0 Mult2 Ye		Yes	DIVD		M(34+R2)	Mult1						
Regis	Register result status		<u>atus</u>									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
13	13 FU Mult1 M(45+R3)			(M-M)+M(()Mult2							

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	LD F6 34+ R2		R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL'	F0	F2	F4	3				Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDI	₽ 6	F8	F2	6	10	11						
Rese	rvatio	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	Register result status		<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30	
14	14 FU Mult1 M(45+R3)			(M-M)+M()M()–M	Mult2						

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	D F6 34+ R2		1	3	4		Load1	No				
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15			Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	₽ 6	F8	F2	6	10	11						
Rese	rvatic	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT	M (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status		<u>atus</u>										
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
15 <i>FU</i>			FU	Mult1	M(45+R3)		(M-M)+M()M()–M	Mult2			

Mult1 completing; what is waiting for it?

Instru	Instruction status				Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL ⁻	F0	F2	F4	3	15	16		Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	J F6	F8	F2	6	10	11						
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	Register result status		<u>atus</u>									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
16 FU M*F4 M(45		M(45+R3)		(M–M)+M()	M()-M()Mult2						





Instruction status		_		Execution	Write							
Instru	uction	j	k	Issue	complete	Result		Busy		Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15	16		Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	J F6	F8	F2	6	10	11						
Rese	rvatio	n Statio	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result statu		atus										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
55			FU	M*F4	M(45+R3)		(M-M)+M()	M()–M()Mult2			

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	4+ R2 1 3		3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL.	F0	F2	F4	3	15	16		Load3	No			
SUBI	F 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDI	₽ 6	F8	F2	6	10	11						
Rese	rvatic	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result status			<u>atus</u>									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
56			FU	M*F4	M(45+R3)		(M–M)+M()M()–M()Mult2					

Mult 2 completing; what is waiting for it?



Instruction status						Exe	ecuti	ion	Wr	ite							
Instru	uction	j	k	Is	ssue	cor	nple	te	Result					Busy	Addre	SS	
LD	F6	34+	R2		1		3		4				Load1	No			
LD	F2	45+	R3		2		4			_5_			Load2	No			
MUL.	F0	F2	F4		3		15			16			Load3	No			
SUBI	J 8	F6	F2		4		7			8							
DIVD	F10	F0	F6		5		56			57							
ADD	I 6	F8	F2		6		10			11							
Rese	rvatio	n Stati	<u>ions</u>			S1	S1		S2			RS for j	RS for	k			
	Time	Name	Busy	C)p	Vj		Vk			Qj	Qk					
	0	Add1	No														
	0	Add2	No														
		Add3	No														
	0	Mult1	No														
	0	Mult2	No														
Regis	Register result status		<u>atus</u>														
Clo	ck			F	- 0	F2)		F	4		F6	F8	F10	F12		F30
57			FU	N	1*F4	M(2	Л(45+R3)					(M–M)+M()M()–M()M*F4/M					

Again, in-order issue, out-of-order execution, completion



Compare to Scoreboard Cycle 62

Instruction	statu	<u>s</u>		Read	Execu	ti Write)				
Instruction	j	K	Issue	operar	n comple	e Resu	ilt				
LD F6	34+	R2		2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT FO	F2	F4	6	9	19	20					
SUBDF8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21	61	62					
ADDDF6	F8	F2	13	14	16	22					
<u>Functional</u>	unit s	<u>status</u>			dest	S1	S2	FU for	j FU for	k Fj?	Fk?
Time	Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
0	Divid	de	No								
Register re	sult s	<u>tatus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
62		FU									

