Virtual Memory: Systems

15-213: Introduction to Computer Systems 18th Lecture, October 27, 2016

Instructor:

Phil Gibbons

Your Academic Integrity


What is cheating?

- Sharing code: by copying, retyping, looking at, or supplying a file
- Describing: verbal description of code from one person to another.
- Coaching: helping your friend to write a lab, line by line
- Searching the Web for solutions
- Copying code from a previous course or online solution
 - You are only allowed to use code we supply, or from the CS:APP website

What is NOT cheating?

- Explaining how to use systems or tools
- Helping others with high-level design issues
- See the course syllabus & Lecture 1 slides for details.
 - Ignorance is not an excuse


Review: Virtual Memory & Physical Memory



A page table contains page table entries (PTEs) that map virtual pages to physical pages.


Translating with a k-level Page Table

Having multiple levels greatly reduces page table size



Translation Lookaside Buffer (TLB)

A small cache of page table entries with fast access by MMU




Typically, a TLB hit eliminates the k memory accesses required to do a page table lookup.

Locate set

• Check if any line in set

Set Associative Cache: Read



s bits b bits

index offset

Address of word:
t bits s bits

data begins at this offset

CT

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- **P = 2**^p : Page size (bytes)

Components of the virtual address (VA)

TLBI: TLB index

TLBT: TLB tag

VPO: Virtual page offset

VPN: Virtual page number

TLBT — TLBI — TL

0 1 2

E = 2^e lines per set

S = 2s sets

valid bit

Components of the physical address (PA)

PPO: Physical page offset (same as VPO)

PPN: Physical page number


CO: Byte offset within cache line

CI: Cache index

CT: Cache tag

(bits per field for our simple example)

B = 2^b bytes per cache block (the data)




Today

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Simple Memory System Example


Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



Simple Memory System TLB

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D

Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	-	0	04	_	0	0A	_	0
2	02	_	0	08	-	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	-	0


Simple Memory System Page Table

Only showing the first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07		0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	_	0
OC	ı	0
0 D	2D	1
0E	11	1
OF	0D	1


 $0x0D \rightarrow 0x2D$




Simple Memory System Cache

- 16 lines, 4-byte block size
- Physically addressed

Direct mapped





Idx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	_	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	_	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03


Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	_	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	_	_
С	12	0	_	_	_	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example

ldx	Tag	Valid	B0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	-	_	-
2	1B	1	00	02	04	08
3	36	0	_	_	_	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	0 -		ı	-
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	_	_
С	12	0	-	_	-	_
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	_	_	_	_


Physical Address



Address Translation Example: TLB/Cache Miss

Idx	Tag	Valid	В0	B1	B2	В3		ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11	П	8	24	1	3A	00	51	89
1	15	0	-	-	_	_		9	2D	0	-	-	_	_
2	1B	1	00	02	04	08	6	Α	2D	1	93	15	DA	3B
3	36	0	-	_	_	-	6	В	0B	0	_	_	_	_
4	32	1	43	6D	8F	09	U	С	12	0	_	_	_	_
5	0D	1	36	72	F0	1D	Н	D	16	1	04	96	34	15
6	31	0	_	_	_	_		E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	Τl	F	14	0	-	_	_	_

Physical Address



Page table

VPN	PPN	Valid
00	28	1
01	ı	0
02	33	1
03	02	1
04	1	0
05	16	1
06	1	0
07	_	0

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Virtual Memory Exam Question


Problem 5. (10 points):


Assume a System that has

- 1. A two way set associative TLB
- 2. A TLB with 8 total entries
- 3. 28 byte page size
- 4. 2¹⁶ bytes of virtual memory
- 5. one (or more) boats

	TLB							
Index	Tag	Frame Number	Valid					
0	0x13	0x30	1					
0	0x34	0x58	0					
1	0x1F	0x80	0					
1	0x2A	0x72	1					
2	0x1F	0x95	1					
	0x20	0xAA	0					
3	0x3F	0x20	1					
3	0x3E	0xFF	0					







A. Use the TLB to fill in the table. Strike out anything that you don't have enough information to fill in.

Virtual Address	Physical Address
0x7E85	0x9585
0xD301	
0x4C20	0x3020
0xD040	
	0x5830

0x7E85 = 0x01111111010000101 CI = 0x2 CT = 0x1F

Exam: http://www.cs.cmu.edu/~213/oldexams/exam2b-s11.pdf (solution)

 $0x7E85 \rightarrow 0x9585$


Today

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


Intel Core i7 Memory System

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Processor package



End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries



Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.


A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries



Available for OS (page location on disk)

P=0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access




Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


Virtual Address Space of a Linux Process



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling



Segmentation fault: accessing a non-existing page

Normal page fault

Protection exception:

e.g., violating permission by writing to a read-only page (Linux reports as Segmentation fault)

Today


- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Called memory mapping
- Area can be backed by (i.e., get its initial values from):
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Review: Memory Management & Protection

Code and data can be isolated or shared among processes




Sharing Revisited: Shared Objects




Process 1 maps the shared object (on disk).

Sharing Revisited: Shared Objects



- Process 2 maps the same shared object.
- Notice how the virtual addresses can be different.


Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

copy-on-write object

Sharing Revisited: Private Copy-on-write (COW) Objects




- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

The fork Function Revisited

- VM and memory mapping explain how fork provides private address space for each process.
- To create virtual address for new process:
 - Create exact copies of current mm_struct, vm_area_struct, and page tables.
 - Flag each page in both processes as read-only
 - Flag each vm_area_struct in both processes as private COW
- On return, each process has exact copy of virtual memory.
- Subsequent writes create new pages using COW mechanism.

The execve Function Revisited




- To load and run a new program a . out in the current process using execve:
- Free vm_area_struct's and page tables for old areas
- Create vm_area_struct's and page tables for new areas
 - Programs and initialized data backed by object files.
 - .bss and stack backed by anonymous files.
- Set PC to entry point in . text
 - Linux will fault in code and data pages as needed.

User-Level Memory Mapping

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be 0 for "pick an address"
 - prot: PROT_READ, PROT_WRITE, PROT_EXEC, ...
 - flags: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping



Example: Using mmap to Copy Files

■ Copying a file to stdout without transferring data to user space

```
#include "csapp.h"
void mmapcopy(int fd, int size)
 /* Ptr to memory mapped area */
 char *bufp;
 bufp = mmap(NULL, size,
        PROT READ,
        MAP PRIVATE,
       fd, 0);
 write(1, bufp, size);
 return:
                                mmapcopy.c
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
  struct stat stat;
  int fd;
  /* Check for required cmd line arg */
  if (argc != 2) {
    printf("usage: %s <filename>\n",
        argv[0]);
    exit(0);
  /* Copy input file to stdout */
  fd = Open(argv[1], O_RDONLY, 0);
  fstat(fd, &stat);
  mmapcopy(fd, stat.st size);
  exit(0);
                                            mmapcopy.c
```

Today: Virtual Memory Systems

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Next Lecture

Dynamic Memory Allocation