


CS 61C Fall 2016 Guerrilla Section: MIPS CPU (Datapath & Control)

1) If this exam were a CPU, you'd be halfway through the pipeline (Sp15 Final)

We found that the instruction fetch and memory stages are the critical path of our 5-stage pipelined MIPS CPU. Therefore, we changed the IF and MEM stages to take two cycles while increasing the clock rate. You can assume that the register file is written at the falling edge of the clock.



Assume that no pipelining optimizations have been made, and that branch comparisons are made by the ALU. Here's how our pipeline looks when executing two add instructions:

Clock Cycle #	1	2	3	4	5	6	7	8
add \$t0, \$t1, \$t2	IF1	IF2	ID	EX	MEM1	MEM2	WB	
add \$t3, \$t0, \$t5		IF1	IF2	ID	EX	MEM1	MEM2	WB

a) How many stalls would a data hazard between back-to-back instructions require?

b) How many stalls would be needed after a branch instruction?

c) Suppose the old clock period was 150 ns and the new clock period is now 100ns. Would our processor have a significant speedup executing a large chunk of code...

i) Without any pipelining hazards? Explain your answer in 1-2 sentences.

ii) With 50% of the code containing back-to-back data hazards? Explain your answer in 1- 2 sentences.

Problem 2: **movz** and **movnz** (Sp15 MT2)


Consider adding the following instruction to MIPS (disregard any existing definition in the green sheet):

Instruction	Operation
<code>movz rd, rs, rt</code>	if ($R[rs] == 0$) $R[rd] \leftarrow -R[rt]$
<code>movnz rd, rs, rt</code>	if ($R[rs] \neq 0$) $R[rd] \leftarrow -R[rt]$


a) Translate the following C code using `movz` and `movnz`. Do not use branches.

C code	MIPS
<pre>// a -> \$s0, b-> \$s1, c-> \$s2 int a = b < c ? b : c;</pre>	<pre>slt \$t0, \$s1, \$s2</pre>


b) Implement **movz** (but not **movnz**) in the datapath. Choose the correct implementation for (a), (b), and (c). Note that you do not need to use all the signals provided to each box, and the control signal **MOVZ** is 1 if and only if the instruction is **movz**.




(a)



(b)



(c)



c) Generate the control signals for **movz**. The values should be 0, 1, or X (don't care) terms. You must use don't care terms where possible.

[illegible]

This table shows the ALUctr values for each operation of the ALU:

Operation	AND	OR	ADD	SUB	SLT	NOR
ALUctr	0000	0001	0010	0110	0111	1100

Problem 3 Watch Your (Time) Step! (Su12 Final):

Consider the following difference equation (i.e. differential equation that is discretized in time):

$$x[n+1] - x[n] = -\alpha x[n]$$

$$x[n+1] = (1-\alpha)x[n]$$

Here we restrict ourselves to integer values of alpha and use the following integration function:

```
# $a0 -> addr of array to store x[i] (assume x[0] is already set)
# $a1 -> length of array/integration
# $a2 -> alpha
integrate:
1      beq    $a1,$0,exit
2      sub    $t0,$0,$a2      # $t0 = -alpha
3      addi   $t0,$t0,1      # $t0 = 1-alpha
4      lw     $t1,0($a0)      # $t1=x[n]
5      mult   $t0,$t1
6      mflo   $t1              # $t1 = (1-alpha)*x[n]
7      sw     $t1,4($a0)      # x[n+1] = (1-alpha)*x[n]
8      addiu  $a0,$a0,4
9      addiu  $a1,$a1,-1
10     j      integrate
11  exit: jr   $ra
```

We are using a 5-stage MIPS pipelined datapath with separate I\$ and D\$ that can read and write to registers in a single cycle. Assume no other optimizations (no forwarding, etc.). The default behavior is to stall when necessary. Multiplication and branch checking are done during EX and the HI and LO registers are read during ID and written during WB.

a) As a reminder, T_c stands for “time between completions of instructions.” Given the following data-path stage times, what is the ratio $T_{c,\text{single-cycle}}/T_{c,\text{pipelined}}$?

IF	ID	EX	MEM	WB
200 ps	100 ps	400 ps	200 ps	100 ps

b) Count the number of the different types of potential hazards found in the code above:

c) With no optimizations, how many clock cycles does our 5-stage pipelined datapath take in one loop iteration (end your count exactly on completion of j)?

e) Assuming that we introduce both FORWARDING and DELAY SLOTS, describe independent changes to integrate that will reduce the total clock cycles taken. Changes include replacing or moving instructions. You may not need all spaces given.

Instr	Change

Given a standard five (5) stage pipelined processor with:

- **No Forwarding**
- Stalls on ALL data and control hazards; no out-of-order execution ; non-delayed branches
- Branch comparison occurs during the second stage; instructions are not fetched until branch comparison is done
- Memory CAN be read & written on the same clock cycle
- The same register CAN be read and written on the same clock cycle

[illegible][illegible]