

# CS 61C: Great Ideas in Computer Architecture

## Lecture 9: *Combinatorial Logic*

Bernhard Boser & Randy Katz

<http://inst.eecs.berkeley.edu/~cs61c>

# Midterm Tuesday

Date: Tuesday 9/27/2016

Time: 3:30 – 5pm

Location:

Login	Room
cs61c-aab to cs61c-aaz	Dwinelle 109
cs61c-aba to cs61c-abt	Dwinelle 179
cs61c-abu to cs61c-acs	Dwinelle 229
cs61c-act to cs61c-adw	Etcheverry 3113
All others	Pauley Ballroom




Search ID: shr1458

"WITH THE PROPER TECHNOLOGY, WE  
COULD MAKE SILICON CHIPS OUT OF  
THIS SAND."


# Processor Design in 5 Lectures

1. Combinatorial Logic
  - Logic, arithmetic
  - Hardware!
2. Sequential Logic
  - Memory
  - Time: do this, then that
3. Datapath
  - Implement instruction set
4. Control
  - Telling each piece what to do
5. Pipelining
  - Make it go fast!



# Today's Agenda

- 1-Bit Adder
- Boolean Algebra
- Hardware: Chips, transistors, volts!
- CMOS Logic Gates
- ALU



# Binary Addition

$$\begin{array}{r} A \\ + B \\ \hline S = A+B \end{array}$$

A binary addition diagram showing the sum of two binary numbers, A and B. The numbers are aligned by their least significant bits (rightmost). The result, S, is shown below the addition line. Red annotations highlight specific bits:

- A red box encloses the top bit of A (0), the top bit of B (0), and the top bit of the sum (1).
- A red circle encloses the second bit of A (1), the second bit of B (1), and the carry from the previous column (1).
- A red circle encloses the third bit of A (1), the third bit of B (1), and the carry from the previous column (1).
- A red circle encloses the fourth bit of A (0), the fourth bit of B (1), and the carry from the previous column (0).
- A red box encloses the bottom bit of the sum (1) and the carry from the previous column (1).

Binary addition is just like decimal addition

# Binary Addition

$$\begin{array}{r} A \\ B \\ \hline S = A+B \end{array} + \begin{array}{r} 0 \\ 0 \\ \hline 1 \end{array} \quad \boxed{\begin{array}{cc} 1 & 1 \\ 1 & \end{array}} \quad \begin{array}{r} 1 \\ 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 0 \\ 1 \\ \hline 1 \end{array}$$

The diagram shows a binary addition operation. The first operand (A) is 001, the second operand (B) is 011, and the sum (S) is 101. A red box highlights the third column from the left, which represents the sum of the three bits (A3, B3, and C<sub>in</sub>). The bits in this column are 1, 1, and 1, resulting in a sum of 1 and a carry-out of 1. The carry-in (C<sub>in</sub>) is 0, and the carry-out (C<sub>out</sub>) is 1.

1-Bit Adder "Slice" Truth Table:

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0		
0	0	1		
0	1	1		

# Binary Addition

$$\begin{array}{r} A & & 0 & \boxed{1} & 1 & 0 \\ B & + & 0 & 1 & 1 & 1 \\ \hline S & & 1 & \boxed{1} & 0 & 1 \end{array}$$

1-Bit Adder "Slice" Truth Table:

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Binary Addition

## 1-Bit Adder "Slice" Truth Table:

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# 1-Bit Adder Logic Synthesis

Truth Table

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Expression

S =

$$\begin{aligned} & (\text{not } A) \text{ and } (\text{not } B) \text{ and } (C_{\text{in}}) \\ \text{or } & [(\text{not } A) \text{ and } (B) \text{ and } (\text{not } C_{\text{in}})] \\ \text{or } & [(A) \text{ and } (\text{not } B) \text{ and } (\text{not } C_{\text{in}})] \\ \text{or } & (A) \text{ and } (B) \text{ and } (C_{\text{in}}) \end{aligned}$$

Compact Notation

$$S = A \cdot B \cdot \bar{C}_{\text{in}} + A \cdot \bar{B} \cdot C_{\text{in}} + \bar{A} \cdot B \cdot \bar{C}_{\text{in}} + \bar{A} \cdot \bar{B} \cdot C_{\text{in}}$$

Same procedure for C<sub>out</sub> ...

# iClicker Registration

- Physical i>Clicker
  - <https://www.ets.berkeley.edu/discover-services/clickers/students-getting-started>
  - Register at <https://bcourses.berkeley.edu>, **not** REEF website!
- REFF
  - Register for **CS61C\_BOSEN** and **CS61C\_KATZ** at <https://reef-education.com>

The screenshot shows a web browser window for the University of California Berkeley. The address bar displays "app.reef-education.com/#/c". The main content area has a dark header with "University of California Berkeley" and a "Back" button. Below this is a search bar with the placeholder "Find Your Instructor or Course:" and the text "CS61C\_". A magnifying glass icon is to the right of the search bar. Below the search bar, two course entries are listed:  
**CS61C\_BOSEN**  
Bernhard Boser, CS61C\_BOSEN, Fall 2016, Tue (3:30 PM), Thu (3:30 PM)  

---

**CS61C\_KATZ**  
Randy Katz, CS61C\_KATZ, Fall 2016, Tue (3:30 PM), Thu (3:30 PM)

- **Important:** use same **name and SID** for REEF registration and bcourses
  - Otherwise your scores won't be registered on bcourses

# Your Turn

## Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Which Boolean expression represents the truth table?

Answer	Boolean Expression
A	$Y=A \cdot B + A \cdot B + A \cdot B$
B	$Y=A \cdot B + A \cdot B$
C	$Y=A \cdot B + A \cdot B$
D	$Y=A \cdot B + A \cdot B$
E	$Y=A \cdot B + A \cdot B + A \cdot B$

# Your Turn

## Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Which Boolean expression represents the truth table?

Answer	Boolean Expression
A	$Y = A \cdot B + A \cdot \bar{B} + \bar{A} \cdot B$
B	$Y = A \cdot B + A \cdot \bar{B}$
C	$Y = A \cdot \bar{B} + A \cdot B$
D	$Y = \bar{A} \cdot B + A \cdot \bar{B}$
E	$Y = A \cdot \bar{B} + A \cdot B + \bar{A} \cdot B$

# Logic Representations

**Example:** Exclusive OR “XOR”

Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Boolean Expression

$$Y = A \cdot B + A \cdot B$$

Symbol



*Three different representations of the same thing.*

# 1 & 2 Input Logic Gates



Inputs	
A	B
0 ✓	0
0 ✓	1
1	0
1	1

		Gate			
NOT A	XOR	AND	NAND	OR	NOR
1	0	0	1	0	1
1	1	0	1	1	0
0	1	0	1	1	0
0	0	1	0	1	0


Boolean expression:

$\tilde{A}$	$A \oplus B$	$A \cdot B$	$\tilde{A} \cdot B$	$A + B$	$\tilde{A} + B$
-------------	--------------	-------------	---------------------	---------	-----------------

Symbol:



1 input




2 inputs (versions with >2 inputs exist also)

# Today's Agenda

- 1-Bit Adder
- **Boolean Algebra**
- Hardware: Chips, transistors, volts!
- CMOS Logic Gates
- ALU

# Boolean Algebra

- Early computer designers built ad hoc circuits
- Began to notice common patterns in their work: NOTs, ANDs, ORs, XORs, ...
- Master's thesis (by Claude Shannon, 1940) made connection to work of 19<sup>th</sup> Century Mathematician George Boole
  - Called it “Boolean Algebra” in his honor
- Apply formal math to hardware design, logic minimization, ...
- Many techniques, we only look at the most straightforward approach



# Laws of Boolean Algebra

$$X \bar{X} = 0$$

$$X 0 = 0$$

$$X 1 = X$$

$$X X = X$$

$$X Y = Y X$$

$$(X Y) Z = X (Y Z)$$

$$X (Y + Z) = X Y + X Z$$

$$X Y + X = X$$

$$\bar{X} Y + X = X + Y$$

$$\overline{XY} = \bar{X} + \bar{Y}$$

$$X + \bar{X} = 1$$

$$X + 1 = 1$$

$$X + 0 = X$$

$$X + X = X$$

$$X + Y = Y + X$$

$$(X + Y) + Z = Z + (Y + Z)$$

$$X + Y Z = (X + Y) (X + Z)$$

$$(X + Y) X = X$$

$$\bar{(X + Y)} X = X Y$$

$$\overline{X + Y} = \bar{X} \bar{Y}$$

Complementarity

Laws of 0's and 1's

Identities

Idempotent Laws

Commutativity

Associativity

Distribution

Uniting Theorem

Uniting Theorem v. 2

DeMorgan's Law

# Boolean Algebraic Simplification Example

$$y = ab + a + c$$

# Fun Facts

- DeMorgan's Law:

$$A \cdot B = A + B$$

- AND and OR are interchangeable:

- E.g. realize AND with OR (and a few inverters, NOT's)

- Cray 1 Super computer

- Built entirely from NOR gates (no ANDs) and memory chips

- More facts:

- 160 Mflops, 8 Mbytes memory
    - 115 kW power, 5.5 tons
    - year: 1975
    - \$8 Mio bucks

## Compare to Bernhard's laptop:

- 8 Gbytes of memory (1000x)
- 16 Gflops (100x)
- 2015 (+ 40 years)
- \$1600 (x 1/5000)

# Cray-1 Super Computer






Why this “designer’s” shape?

# Logic Minimization (adder example)

$$S = A \cdot B \cdot C_{\text{in}} + A \cdot B \cdot \bar{C}_{\text{in}} + \bar{A} \cdot B \cdot C_{\text{in}} + \bar{A} \cdot B \cdot \bar{C}_{\text{in}}$$

*Valid realizations (same truth table):*





*Which one is “best”?*

# 1-Bit Adder

Truth table

A	B	C <sub>in</sub>	Y	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



How do we make this (from **SAND**)?

# Break!



# Today's Agenda

- 1-Bit Adder
- Boolean Algebra
- **Hardware: Chips, transistors, Volts!**
- CMOS Logic Gates
- ALU

# Software → Hardware

Cogwheel logic gates and flip-flops



0:12 / 2:00




# Logic Gates: Wish list


- Compute Boolean functions
- Input to output power gain
  - Gears do not: Cranking a chain of 100 cogs takes a lot of force (and may even break a gear)
- Restore logic value
  - What if a gear turns slowly or skips?
  - Is it a 1 or a 0?
  - Restore a clear 1 or 0 before ambiguity arises!
- Small, fast, inexpensive, reliable, low power, ...

**Electronics is currently the only technology that  
meets all these requirements**

# Logic in “Hardware”!



# 22 nm Manufacturing Fabs




Fa

ona


<http://www.intel.com/content/dam/www/public/us/en/documents/presentation/silicon-technology-leadership-presentation.pdf>

# CMOS Technology

- CMOS “Complementary Metal Oxide Semiconductor”
  - Presently prevalent chip technology





14nm CMOS cross section



14nm CMOS top view

# 14nm Transistor



Source: Intel press foils


**Transistor is < 100 atoms across!**

# Transistors for building Logic


- To a computer, everything is 1's and 0's
- In electronic circuits we represent 1's and 0's with voltages. E.g.
  - $1 \rightarrow 1V$  (5V works too, but consumes more power)
  - $0 \rightarrow 0V$
- Fault tolerance. E.g.
  - What is 0.7V? Closer to 1V than 0V  $\rightarrow$  interpret as 1
  - Similar with 0.3V  $\rightarrow$  0V  $\rightarrow$  0
  - A great benefit of representing only two values, 0 and 1

# MOS Transistor Operation

Transistor:



Model (switch):




# CMOS

## Complementary Metal Oxide Semiconductor


### NMOS Transistor (= Switch)

Switch closed for C = 1V ("1")  
open for C = 0V



### PMOS Transistor (= Switch)

Switch closed for C = 0V ("0")  
open for C = 1V



# Today's Agenda

- 1-Bit Adder
- Boolean Algebra
- Hardware: Chips, transistors, volts!
- **CMOS Logic Gates**
- ALU

# Logic NOT (Inverter)

## Truth Table

X (input)	Y (output)
0	1
1	0


## Equation

$$Y = \bar{X}$$

## Symbol




## Transistor Circuit



# Logic NAND (“NOT – AND”)


## Transistor Circuit



## Truth Table

$x_1$	$x_2$	$y$
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = X \downarrow 1 \cdot X \downarrow 2$$




# AND

- How do you realize logic “AND” in CMOS?



# Your Turn

## Transistor Circuit




## Truth Table

Which column (A, B, C, D, E) has the correct values for  $Y$ ?

$X_1$	$X_2$	Y				
A	B	C	D	E		
0	0	0	1	1	0	1
0	1	1	0	1	1	0
1	0	1	0	0	0	1
1	1	1	0	1	1	1

# Your Turn

## Transistor Circuit



## Truth Table

$X_1$	$X_2$	Y				
A	B	C	D	E		
0	0	0	1	1	0	1
0	1	1	0	1	1	0
1	0	1	0	0	0	1
1	1	1	0	1	1	1

NOR (“NOT OR”)





# Today's Agenda


- 1-Bit Adder
- Boolean Algebra
- Hardware: Chips, transistors, volts!
- CMOS Logic Gates
- **ALU**

# 1-Bit “Mini” ALU Slice, Step 1


## **add, and**





# 1-Bit “Mini” ALU Slice, Step 2




# 1-Bit “Mini” ALU Slice, Step 3



# 1-Bit “Mini” ALU Slice, Complete



# 1-Bit MUX (Multiplexor)




A	B	S(select)	Y
0	X	0	0
1	X	0	1
X	0	1	0
X	1	1	1

**X stand's for don't care:**

- the output is same for X=0 and X=1
- X'es reduce the size of the truth table and simplify logic synthesis
- Use them when you can!

$$Y = A \cdot S + B \cdot \bar{S}$$

# 4-Bit ALU: and, add



# 2's Complement Subtraction

- Idea:



$$a - b = a + (-b)$$


- How compute  $-b$ ?


Invert all bits and add 1!

- **add/sub/and** ALU on next slide ...

# 4-Bit ALU: add, and, sub, beq



# ALU Demo ...



# And where is my chip?

- Lab 1:
  - Synthesize (part of) MIPS
  - Tool: Multisim
- To go all the way to a chip ...
  - More powerful tool
  - And learn yet another language, Verilog
  - Covered in EE/CS 151

# Today's Agenda

- 1-Bit Adder
- Boolean Algebra
- Hardware: Chips, transistors, volts!
- CMOS Logic Gates
- ALU
- **And in Conclusion, ...**

# And in Conclusion, ...

- Arithmetic operations (**add, sub, and, or, ...**) can be manipulated with **Boolean algebra**
- Boolean operations (**and, or, . . .**) can be realized efficiently with **electronic circuits**
  - Basis for modern computer hardware
- Complex functions can be composed by combining simpler ones
  - E.g. **and, nor, ... → ALU → Computer**

# Extras

# Your Turn

- Odd parity: 1 for odd number of inputs
- Truth table: which column for Y (A ... E) is correct?

			Y				
$x_1$	$x_2$	$x_3$	A	B	C	D	E
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	1	1	1	1
0	1	1	1	0	0	0	0
1	0	0	0	1	1	1	0
1	0	1	1	0	0	0	0
1	1	0	1	0	1	0	1
1	1	1	0	1	1	1	0

# Your Turn

- Odd parity: 1 for odd number of inputs
- Truth table: which column for Y (A ... E) is correct?

			Y				
$x_1$	$x_2$	$x_3$	A	B	C	D	E
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	1	1	1	1
0	1	1	1	0	0	0	0
1	0	0	0	1	1	1	0
1	0	1	1	0	0	0	0
1	1	0	1	0	1	0	1
1	1	1	0	1	1	1	0