

CS 61C:
Great Ideas in Computer Architecture
Introduction to Assembly Language and
MIPS Instruction Set Architecture

Instructors:

Bernhard Boser & Randy H. Katz

<http://inst.eecs.Berkeley.edu/~cs61c/fa16>


Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

Levels of Representation/Interpretation




**temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;**

lw \$t0, 0(\$2)
lw \$t1, 4(\$2)
sw \$t1, 0(\$2)
sw \$t0, 4(\$2)

0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111


Anything can be represented
as a *number*,
i.e., data or instructions



What is the most used language in programming?

Assembly Language

- Job of a CPU (*Central Processing Unit, aka Core*): execute *instructions*
- Instructions: CPU's primitives operations
 - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
 - With additional operations to change the sequence
- CPUs belong to “families,” each implementing its own set of instructions
- CPU’s particular set of instructions implements an *Instruction Set Architecture (ISA)*
 - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac), Intel IA64, ...



Assembly Language

9/13/16

CITY OF EXILES / 36
descended down a rectangular shaft, leading into the
area where the water ends up," the manager said.
"This is where the district heating network, seventy meters under
ground. Forty kilometers of tunnels, delivering heat to
the rest of the city. This is where he wanted the shaft, she saw,
examining the floor at the edge of the marks, she saw,
and been made by someone who had recently been in the
area. And they had been left not long before,
Wolfe stared down the spiral staircase, which wound
into unfathomable depths. She didn't want to go down
there, but saw that there was no other way. "The man
who was taken hostage. Who is he?"
"He works for the
recent hire," the engineer said. "He works for the
company. I don't know him well. But he has
the darkness, Wolfe knew...
one man took
it. As

High Level Language

Fall 2016 - Lecture #5



Assembly Language



High Level Language

Clicker/Peer Instruction

- For a given function, which programming language likely takes the most lines of code (from most to least)?
 - A: Python > MIPS > C
 - B: C > Python > MIPS
 - C: MIPS > Python > C
 - D: MIPS > C > Python

Instruction Set Architectures

- Early trend: add more instructions to new CPUs for elaborate operations
 - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – *Reduced Instruction Set Computing*
 - Keep the instruction set small and simple, in order to build fast hardware
 - Let software do complicated operations by composing simpler ones

MIPS Green Card

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS (1) MIPS (2) MIPS	opcode funct funct	Binary	Deci-	Hexa-	ASCII	Deci-	Hexa-	ASCII
(31:26) (5:0)	(5:0)		mal	deci-	Char-	mal	deci-	Char-
				mal	acter	mal	mal	acter
(1)	sll	00 0000	0	0	NUL	64	40	@
j	srl	00 0001	1	1	SOH	65	41	A
jal	sra	00 0010	2	2	STX	66	42	B
beq	slt	00 0011	3	3	ETX	67	43	C
bne	sqrtf	00 0100	4	4	EOI	68	44	D
blez	absf	00 0101	5	5	ENQ	69	45	E
bltz	mulf	00 0110	6	6	ACK	70	46	F
bgtr	srav	00 0111	7	7	BEL	71	47	G
addi	jr	00 1000	8	8	BS	72	48	H
addi	jalr	00 1001	9	9	HT	73	49	I
slti	move	00 1010	10	a	LF	74	4a	J
slti	move	00 1011	11	b	VT	75	4b	K
andi	syncall	00 1100	12	c	FF	76	4c	L
ori	roundwf	00 1101	13	d	CR	77	4d	M
xori	truncwf	00 1110	14	e	SO	78	4e	N
lui	ceilwf	00 1111	15	f	SI	79	4f	O
mfhi	mflo	01 0000	16	10	DLE	80	50	P
(2)	mfhi	01 0001	17	11	DC1	81	51	Q
mflo	movzf	01 0010	18	12	DC2	82	52	R
mflo	movef	01 0011	19	13	DC3	83	53	S
		01 0100	20	14	DC4	84	54	T
		01 0101	21	15	NAK	85	55	U
		01 0110	22	16	SYN	86	56	V
		01 0111	23	17	ETB	87	57	W
		01 1000	24	18	CAN	88	58	X
		01 1001	25	19	EM	89	59	Y
		01 1010	26	1a	SUB	90	5a	Z
		01 1011	27	1b	ESC	91	5b	_
		01 1100	28	1c	FS	92	5c	\
		01 1101	29	1d	GS	93	5d	^
		01 1110	30	1e	RS	94	5e	&
		01 1111	31	1f	US	95	5f	*
lh	add	cvt.sf	10 0000	32	Space	96	60	?
lh	add	cvt.df	10 0001	33	!	97	61	a
lw	sub	cvt.sf	10 0010	34	"	98	62	b
lw	sub	cvt.df	10 0011	35	#	99	63	c
lhu	and	cvt.wf	10 0100	36	\$	100	64	d
lhu	or	cvt.wf	10 0101	37	%	101	65	e
lwr	xor	cvt.wf	10 0110	38	&	102	66	f
nor	nor	cvt.wf	10 0111	39	'	103	67	g
sh			10 1000	40	(104	68	h
sh			10 1001	41)	105	69	i
swl	slt		10 1010	42	*	106	6a	j
sw	sltu		10 1011	43	+	107	6b	k
			10 1100	44	-	108	6c	l
			10 1101	45	/	109	6d	m
			10 1110	46	,	110	6e	n
			10 1111	47	/	111	6f	o
l1	tqe	c.eqf	11 0000	48	0	112	70	p
lwe1	tqe	c.unf	11 0001	49	1	113	71	q
lwc2	tqe	c.eqf	11 0010	50	2	114	72	r
pref	tqeq	c.eqzf	11 0011	51	3	115	73	s
	tqe	c.eqzf	11 0100	52	4	116	74	t
ldc1	c.eqzf	c.eqzf	11 0101	53	5	117	75	u
ldc2	tqe	c.eqzf	11 0110	54	6	118	76	v
	c.eqzf	c.eqzf	11 0111	55	7	119	77	w
sc	c.eqzf	c.eqzf	11 1000	56	8	120	78	x
swc1	c.ngleqf	c.ngleqf	11 1001	57	9	121	79	y
swc2	c.seqzf	c.seqzf	11 1010	58	:	122	7a	z
	c.nglf	c.nglf	11 1011	59	;	123	7b	_
	c.ltzf	c.ltzf	11 1100	60	<	124	7c	\
sdc1	c.ngeqzf	c.ngeqzf	11 1101	61	=	125	7d	^
sdc2	c.lezf	c.lezf	11 1110	62	>	126	7e	&
	c.ngtzf	c.ngtzf	11 1111	63	?	127	7f	*

(1) opcode(31:26) == 0

(2) opcode(31:26) == 17₁₆ (11_{hex}); if fms(25:21)==16₁₆ (10_{hex})/f = n (single); if fms(25:21)==17₁₆ (11_{hex})/f = d (double)

IEEE 754 FLOATING-POINT STANDARD

IEEE 754 Symbols


$$(-1)^5 \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,
Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:



MEMORY ALLOCATION




DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Blp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdLS	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10³ for Disk, Communication; 2³ for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10 ¹²	Tera-	T	2 ⁴⁰	Tebi-	Ti
10 ¹⁵	Peta-	P	2 ⁵⁰	Pebi-	Pi
10 ¹⁸	Exa-	E	2 ⁶⁰	Exbi-	Ei
10 ²¹	Zeta-	Z	2 ⁷⁰	Zebi-	Zi
10 ²⁴	Yotta-	Y	2 ⁸⁰	Yobi-	Yi

Inspired by the IBM 360 “Green Card”

**IBM System/360
Reference Data**



MACHINE INSTRUCTIONS

NAME	MNEMONIC	OP	FUN	OPERANDS
Add (cl)	AR	1A	RR	R1,R2
Add (cl)	A	5A	RR	R1,D2(X2,B2)
Add Decimal (cl,d)	AP	FA	SS	D1(L1,B1),D2(L2,B2)
Add Halfword (cl)	AH	4A	RR	R1,D2(X2,B2)
Add Logical (cl)	ALR	1E	RR	R1,R2
Add Logical (cl)	AL	5E	RR	R1,D2(X2,B2)
AND (cl)	NR	14	RR	R1,R2
AND (cl)	N	54	RR	R1,D2(X2,B2)
AND (cl)	NI	94	SI	D1(B1),J2
AND (cl)	NC	D4	SS	D1(L,B1),D2(B2)
Branch and Link	BALR	05	RR	R1,R2
Branch and Link	BAL	45	RR	R1,D2(X2,B2)
Branch and Store (cl)	BASR	0D	RR	R1,R2
Branch and Store (cl)	BAS	4D	RR	R1,D2(X2,B2)
Branch on Condition	BCR	07	RR	M1,R2
Branch on Condition	BC	47	RR	M1,D2(X2,B2)
Branch on Count	BCTR	06	RR	R1,R2
Branch on Count	BCT	46	RR	R1,D2(X2,B2)
Branch on Index High	BXH	86	RS	R1,R3,D2(B2)
Branch on Index Low or Equal	BXL	87	RS	R1,R3,D2(B2)
Compare (cl)	CR	19	RR	R1,R2
Compare (cl)	C	59	RR	R1,D2(X2,B2)
Compare Decimal (cl,d)	CP	F9	SS	D1(L1,B1),D2(L2,B2)
Compare Halfword (cl)	CH	49	RR	R1,D2(X2,B2)
Compare Logical (cl)	CLR	15	RR	R1,R2
Compare Logical (cl)	CL	55	RR	R1,D2(X2,B2)
Compare Logical (cl)	GLC	D5	SS	D1(L,B1),D2(B2)
Compare Logical (cl)	CLI	95	SI	D1(B1),J2
Convert to Binary	CVB	4F	RR	R1,D2(X2,B2)
Convert to Decimal	CVD	4E	RR	R1,D2(X2,B2)
Diagnose (cl)	BS	SI		
Divide	DR	1D	RR	R1,R2
Divide	D	5D	RR	R1,D2(X2,B2)
Divide Decimal (cl)	DP	FD	SS	D1(L1,B1),D2(L2,B2)
Edit (cl,B)	ED	D6	SS	D1(L,B1),D2(B2)
Edit and Mark (cl,B)	EDMK	DF	SS	D1(L,B1),D2(B2)
Exclusive OR (cl)	XR	17	RR	R1,R2
Exclusive OR (cl)	X	57	RR	R1,D2(X2,B2)
Exclusive OR (cl)	XI	97	SI	D1(B1),J2
Exclusive OR (cl)	XC	D7	SS	D1(L,B1),D2(B2)
Execute	EX	44	RR	R1,D2(X2,B2)
Halt I/O (cl,B)	HIO	9E	SI	D1(B1)
Insert Character	IC	43	RR	R1,D2(X2,B2)
Insert Storage Key (x,p)	ISK	09	RR	R1,R2
Load	LR	18	RR	R1,R2
Load	L	58	RR	R1,D2(X2,B2)
Load Address	LA	41	RR	R1,D2(X2,B2)
Load and Test (cl)	LTR	12	RR	R1,R2
Load Complement (cl)	LCR	13	RR	R1,R2
Load Halfword	LH	48	RR	R1,D2(X2,B2)
Load Multiple	LM	98	RS	R1,R3,D2(B2)
Load Multiple Control (x,u)	LMAC	88	RS	R1,R3,D2(B2)
Load Negative (cl)	LNR	11	RR	R1,R2
Load Positive (cl)	LPR	10	RR	R1,R2
Load PSW (x,p)	LPSW	82	SI	D1(B1),J2
Load Real Address (x,u,p)	LRA	B1	RR	R1,D2(X2,B2)
Move	MVI	92	SI	D1(B1),J2
Move	MVC	D2	SS	D1(L,B1),D2(B2)
Move Numerics	MVN	D1	SS	D1(L,B1),D2(B2)
Move with Offset	MVO	F1	SS	D1(L1,B1),D2(L2,B2)
Move Zeros	MVZ	D3	SS	D1(L,B1),D2(B2)
Multiply	MR	1C	RR	R1,R2
Multiply	M	5C	RR	R1,D2(X2,B2)
Multiply Decimal (cl)	MP	FC	SS	D1(L1,B1),D2(L2,B2)
Multiply Halfword	MH	4C	RR	R1,D2(X2,B2)
OR (cl)	OR	16	RR	R1,R2
OR (cl)	O	56	RR	R1,D2(X2,B2)
OR (cl)	OI	96	SI	D1(B1),J2


Outline

- Assembly Language
- **MIPS Architecture**
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

MIPS Architecture

- MIPS: semiconductor company that built one of the first commercial RISC architectures (1984-2013, acquired by Imagination Technologies)
- Why MIPS instead of Intel x86 (or ARM)?
 - MIPS is simple, elegant; avoid getting bogged down in gritty details
 - MIPS (used to be) widely used in embedded apps, e.g., consumer electronics and network routers; x86 little used in embedded and lots more embedded computers than PCs
 - Nevertheless, cs61c migrating to ARM next semester!

End-Use Systems Markets (\$B) and Growth Rates



*Covers only the Internet connection portion of systems

Source: IC Insights

Number One in Digital Home CPUs

MIPS
TECHNOLOGIES

**Number One
Market Share**

Digital TV

Cable, Satellite &
IPTV Set-top Boxes

Blu-ray Disc Players

DVD; DVR

Digital Cameras

Broadband CPE

WiFi Access Points
and Routers

*IDC Research, 2008
embedded processor share



Assembly Variables: Registers

- Unlike HLL like C or Java, assembly does not have *variables* as you know and love them
 - More primitive, closer what simple hardware can directly support
- Assembly operands are objects called registers
 - Limited number of special places to hold values, built directly into the hardware
 - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns - light travels 1 foot in 1 ns!!!)

Outline

- Assembly Language
- MIPS Architecture
- **Registers vs. Variables**
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

Number of MIPS Registers

- Drawback: Since registers are in hardware, there are a limited number of them
 - Solution: MIPS code must be carefully written to efficiently use registers
- 32 registers in MIPS
 - Why 32? Smaller is faster, but too small is bad. Goldilocks principle (“This porridge is too hot; This porridge is too cold; this porridge is just right”)
- Each MIPS register is 32 bits wide
 - Groups of 32 bits called a word in MIPS ISA

Names of MIPS Registers

- Registers are numbered from 0 to 31
- Each register can be referred to by number or name
- Number references:
 - \$0, \$1, \$2, ... \$30, \$31
- For now:
 - \$16 - \$23 → \$s0 - \$s7 (can hold things like C variables)
 - \$8 - \$15 → \$t0 - \$t7 (can hold temporary variables)
 - Later will explain other 16 register names
- In general, use names to make your code more readable

C, Java Variables vs. Registers

- In C (and most HLLs):
 - Variables declared and given a type
 - Example: `int fahr, celsius;`
`char a, b, c, d, e;`
 - Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match *int* and *char* variables)
- In Assembly Language:
 - Registers have no type;
 - **Operation** determines how register contents are interpreted

Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- **MIPS Instructions**
- C-to-MIPS Patterns
- And in Conclusion ...

Addition and Subtraction of Integers

- Addition in Assembly

- Example: **add \$s0,\$s1,\$s2** (in MIPS)

- Equivalent to: $a = b + c$ (in C)

- where C variables \Leftrightarrow MIPS registers are:

- $a \Leftrightarrow \$s0, b \Leftrightarrow \$s1, c \Leftrightarrow \$s2$

- Subtraction in Assembly

- Example: **sub \$s3,\$s4,\$s5** (in MIPS)

- Equivalent to: $d = e - f$ (in C)

- where C variables \Leftrightarrow MIPS registers are:

- $d \Leftrightarrow \$s3, e \Leftrightarrow \$s4, f \Leftrightarrow \$s5$

Addition and Subtraction of Integers

Example 1

- How to do the following C statement?
`a = b + c + d - e;`
- Break into multiple instructions
`add $t0, $s1, $s2 # temp = b + c`
`add $t0, $t0, $s3 # temp = temp + d`
`sub $s0, $t0, $s4 # a = temp - e`
- A single line of C may break up into several lines of MIPS
- Notice the use of temporary registers – don't want to modify the variable registers `$s`
- Everything after the hash mark on each line is ignored (comments)

Immediates

- Immediates are numerical constants
- They appear often in code, so there are special instructions for them
- Add Immediate:

`addi $s0,$s1,-10` (in MIPS)
 $f = g - 10$ (in C)

where MIPS registers `$s0`, `$s1` are associated with C variables `f`, `g`

- Syntax similar to add instruction, except that last argument is a number instead of a register

`add $s0,$s1,$zero` (in MIPS)
 $f = g$ (in C)

Overflow in Arithmetic

- Reminder: Overflow occurs when there is an error in arithmetic due to the limited precision in computers
- Example (4-bit unsigned numbers):

$$\begin{array}{r} 15 \\ + 3 \\ \hline 18 \end{array} \qquad \begin{array}{r} 1111 \\ + 0011 \\ \hline 10010 \end{array}$$

- But we don't have room for 5-bit solution, so the solution would be 0010, which is +2, and “wrong”


Overflow handling in MIPS

- Some languages detect overflow (Ada), some don't (most C implementations)
- MIPS solution is two alternative arithmetic instructions:
 - Cause overflow to be detected (e.g., calculations):
 - add (`add`)
 - add immediate (`addi`)
 - subtract (`sub`)
 - Don't cause overflow detection (e.g., pointer arithmetic)
 - add unsigned (`addu`)
 - add immediate unsigned (`addiu`)
 - subtract unsigned (`subu`)
- Compiler selects appropriate arithmetic
 - MIPS C compilers produce `addu`, `addiu`, `subu`

Break!




Data Transfer: Load from and Store to memory



Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a *byte* (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
 - Word address is same as address of leftmost byte – most significant byte (i.e. Big-endian convention)



Transfer from Memory to Register

- C code

```
int A[100];  
g = h + A[3];
```

- Using Load Word (lw) in MIPS:

```
lw $t0, 12($s3) # Temp reg $t0 gets A[3]  
add $s1, $s2, $t0 # g = h + A[3]
```

Note: \$s3 – base register (pointer)
 12 – offset in bytes

Offset must be a constant known at assembly time

Transfer from Register to Memory

- C code

```
int A[100];  
A[10] = h + A[3];
```

- Using Store Word (sw) in MIPS:


```
lw $t0, 12($s3)    # Temp reg $t0 gets A[3]  
add $t0, $s2, $t0   # Temp reg $t0 gets h + A[3]  
sw $t0, 40($s3)  # A[10] = h + A[3]
```

Note: \$s3 – base register (pointer)
 12, 40 – offsets in bytes

\$s3+12 and \$s3+40 must be multiples of 4

Loading and Storing Bytes

- In addition to word data transfers (`lw`, `sw`), MIPS has **byte** data transfers:
 - load byte: `lb`
 - store byte: `sb`
- Same format as `lw`, `sw`
- E.g., `lb $s0, 3($s1)`
 - contents of memory location with address = sum of “3” + contents of register `$s1` is copied to the low byte position of register `$s0`.



Speed of Registers vs. Memory

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory: Billions of bytes (2 GB to 8 GB on laptop)
- and the RISC principle is...
 - Smaller is faster
- How much faster are registers than memory??
- About 100-500 times faster!
 - in terms of *latency* of one access

Administrivia

- HW #0 due tonight!
- Lab #1, Project #1 published (soon)
- Guerrilla Review sessions to start soon, possibly next week
 - C practice
- Three weeks to Midterm #1!
 - We have started working on it.

Laptops, Revisted

Academic Year 2016-17	Living in a Campus Residence Hall	Living In an On-Campus Apartment	Living In an Off-Campus Apartment	Living with Relatives
Direct Costs Charged by UC Berkeley				
Tuition and Fees	\$13,510	\$13,510	\$13,510	\$13,510
Room and Board	\$14,992*	\$12,050		
Total Direct Costs	\$28,502	\$25,560	\$13,510	\$13,510
Other Estimated Costs				
Housing and Utilities			\$7,546	\$2,738
Food	\$1,050	\$2,624	\$2,624	\$1,782
Books and Supplies	\$1,262	\$1,262	\$1,262	\$1,262
Personal	\$2,060	\$2,182	\$2,182	\$2,414
Transportation	\$544	\$746	\$746	\$1,686
Total Cost of Attendance	\$33,418*	\$32,374	\$27,870	\$23,392

Last Five Minutes, Please!

**ARRRRGH - NOISY CHAIRS DRIVING
YOU CRAZY?**



The answer is simple



Q Randy Howard Katz



Randy



Randy Howard Katz updated his cover photo.

3 hrs ·



Wendy Ascher and 13 others

Tap to Select a Reaction



Randy Howard Katz

3 hrs ·

Facebook is so cool it has a special live long and prosper love button today.

About

Married

From San Francisco, California

Born on August 19, 1955

Knows American English, British Engl...

Friends



George Porter
Research scientist at Ucsd
171 Mutual Friends



James Landay
Professor at Stanford Univer...
189 Mutual Friends



Frank Calabrese
Works at Retired
13 Mutual Friends



Drew Poling
Assistant Department Manag...
64 Mutual Friends

See More

Photos



News Feed



Requests



Messenger



Notifications



More

STAR TREK CON

Jan. 21, 22, 23, 1972

Randy Katz



Break!



Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

MIPS Logical Instructions

- Useful to operate on fields of bits within a word
 - e.g., characters within a word (8 bits)
- Operations to pack /unpack bits into words
- Called *logical operations*

Logical operations	C operators	Java operators	MIPS instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit NOT	~	~	not
Shift left	<<	<<	sll
Shift right	>>	>>	srl

Logic Shifting

- Shift Left: `sll $s1,$s2,2 #s1=s2<<2`
 - Store in $\$s1$ the value from $\$s2$ shifted 2 bits to the left (they fall off end), inserting 0's on right; $<<$ in C

Before: 0000 0002_{hex}

0000 0000 0000 0000 0000 0000 0000 0010_{two}

After: 0000 0008_{hex}

0000 0000 0000 0000 0000 0000 0000 1000_{two}

What arithmetic effect does shift left have?

- Shift Right: `srl` is opposite shift; $>>$

Arithmetic Shifting

- Shift right arithmetic moves n bits to the right (insert high order sign bit into empty bits)
- For example, if register \$s0 contained
 $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110\ 0111_{\text{two}} = -25_{\text{ten}}$
- If executed sra \$s0, \$s0, 4, result is:
 $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110_{\text{two}} = -2_{\text{ten}}$
- Unfortunately, this is NOT same as dividing by 2^n
 - Fails for odd negative numbers
 - C arithmetic semantics is that division should round towards 0

Computer Decision Making

- Based on computation, do something different
- In programming languages: *if*-statement
- MIPS: *if*-statement instruction is
`beq register1, register2, L1`
means: go to statement labeled L1
if (value in register1) == (value in register2)
....otherwise, go to next statement
- `beq` stands for *branch if equal*
- Other instruction: `bne` for *branch if not equal*

Types of Branches

- **Branch** – change of control flow
- **Conditional Branch** – change control flow depending on outcome of comparison
 - branch *if equal* (`beq`) or branch *if not equal* (`bne`)
- **Unconditional Branch** – always branch
 - a MIPS instruction for this: `jump (j)`

Example *if* Statement

- Assuming translations below, compile *if* block

$f \rightarrow \$s0$ $g \rightarrow \$s1$ $h \rightarrow \$s2$

$i \rightarrow \$s3$ $j \rightarrow \$s4$

```
if (i == j)          bne $s3,$s4,Exit
    f = g + h;      add $s0,$s1,$s2
                      Exit:
```

- May need to negate branch condition

Example *if-else* Statement

- Assuming translations below, compile

$f \rightarrow \$s0$ $g \rightarrow \$s1$ $h \rightarrow \$s2$

$i \rightarrow \$s3$ $j \rightarrow \$s4$

```
if (i == j)          bne $s3,$s4,Else  
    f = g + h;      add $s0,$s1,$s2  
else                  j Exit  
    f = g - h;      Else: sub $s0,$s1,$s2  
                      Exit:
```

Inequalities in MIPS

- Until now, we've only tested equalities
(`==` and `!=` in C);
General programs need to test `<` and `>` as well.
- Introduce MIPS Inequality Instruction:

“Set on Less Than”

Syntax: `slt reg1,reg2,reg3`

Meaning: `if (reg2 < reg3)`
`reg1 = 1;`
`else reg1 = 0;`

“set” means “change to 1”,

“reset” means “change to 0”.

Inequalities in MIPS (cont)

- How do we use this? Compile by hand:
if (g < h) goto Less; #g:\$s0, h:\$s1
- Answer: compiled MIPS code...
 # \$t0 = 1 if g < h
 # if \$t0 != 0 goto Less
- Register \$zero always contains the value 0, so **bne** and **beq** often use it for comparison after an **slt** instruction
- **sltu** treats registers as unsigned

Inequalities in MIPS (cont)

- How do we use this? Compile by hand:

`if (g < h) goto Less;` #g:\$s0, h:\$s1

- Answer: compiled MIPS code...

`slt $t0,$s0,$s1` # \$t0 = 1 if g < h
`bne $t0,$zero,Less` # if \$t0 != 0 goto Less

- Register `$zero` always contains the value 0, so `bne` and `beq` often use it for comparison after an `slt` instruction
- `sltu` treats registers as unsigned

Immediates in Inequalities

- `slti` an immediate version of `slt` to test against constants

Loop: . . .

```
slti $t0,$s0,1          # $t0 = 1 if  
                         # $s0<1  
beq $t0,$zero,Loop     # goto Loop  
                         # if $t0==0  
                         # (if ($s0>=1))
```

Loops in C/Assembly

- Simple loop in C; $A[]$ is an array of ints

```
do { g = g + A[i];  
     i = i + j;  
 } while (i != h);
```

- Use this mapping: $g, h, i, j, \&A[0]$
 $\$s1, \$s2, \$s3, \$s4, \$s5$

Loop:

```
# $t1= 4*i  
# $t1=addr A+4i  
# $t1=A[i]  
# g=g+A[i]  
# i=i+j  
# goto Loop  
# if i!=h
```

Software Engineer

Nerdious Geekius

The elusive Software Engineer is a nocturnal creature, rarely found at their desks before 10 or 11 in the morning, but often staying late into the night. They dislike being interrupted while at work, and it theorized that their penchant for twilight hours is an evolutionary adaptation to reduce breaks in their trance-like state of coding.

Not surprisingly, Software Engineers are solitary creatures, except for occasional gatherings called “code reviews.” In these gatherings, engineers gently pace around a clearing, sizing up each other’s work. Although occasional battles will erupt, they mostly end without injury and the engineer will retreat to their desk and continue to hibernate.

Native Range



Diet: Pizza, caffeinated Beverages, Potato chips

Conservation Status: Endangered due to poaching and head hunting.

Fun Fact: Software Engineers have been known to kill each other in brutal fights over indentation styles

And In Conclusion

BBC AMERICA



STAR TREK: 50TH ANNIVERSARY MARATHON

Uncut. Remastered. High Definition.

STARTING THURSDAY AT 8:30/7:30C >>