
Guerrilla 4: Pipelining Datapath

Peijie, Connor, Sandy

July 13, 2016


Pipeling






- Break up the process of "executing an instruction"
 - Smaller phases easier to design and modify independently






- Phase 1: Instruction Fetch (IF)
 - Fetch 32-bit instruction from memory
 - Increment PC (PC = PC + 4)




- Phase 2: Instruction Decode (ID)
 - Read the opcode and appropriate fields from the instruction
 - Gather all necessary registers values from Register File






- Phase 3: Execute (EX)
 - ALU performs operations: arithmetic (+,-,*,/), shifting, logical (&, |), comparisons (slt,==)
 - Also calculates addresses for loads and stores





- Phase 4: Memory Access (MEM)
 - Only load and store instructions do anything during this phase; the others remain idle or skip this phase
 - Should hopefully be fast due to caches (later in course)





- Phase 5: Register Write (WB for "write back")
 - Write the instruction result back into the Register File
 - Those that don't (e.g. sw, j, beq) remain idle or skip this phase



Datapath Walkthrough for LW

lw \$t0, 16(\$s1)

- ▶ IF: fetch this instruction, increment PC by 4
- ▶ ID: decode as lw, read \$s1
- EX: add 16 to the value retrieved in ID to compute address
- MEM: read memory address computed in EX
- WB: write value fetched in MEM into \$t0

Control Signals

MIPS-lite Datapath Control Signals


```
• ExtOp: 0 \rightarrow "zero"; 1 \rightarrow "sign"
                                               • MemWr: 1 \rightarrow write memory
   ALUsrc: 0 \rightarrow \text{busB}; 1 \rightarrow \text{imm}16

    MemtoReg:


                                                                   0 \rightarrow ALU: 1 \rightarrow
• ALUctr: "ADD", "SUB", "OR"
                                                 Mem
                                               • RegDst: 0 \rightarrow "rt"; 1 \rightarrow "rd"
   nPC sel: 0 \rightarrow +4: 1 \rightarrow \text{branch}
                                               • RegWr: 1 → write register
                       rt <u>nPC sel</u> →
                                            Instr
                                            Fetch
                                 CLK —
                                            Unit
                                                        ALUctr
            RegWr
                                               lzero
                                                                        MemtoReg
                                            32
                         RA RB
                                   busA
                                                           MemWr
                    RW
          busW
                     RegFile
                                                            32
            32
                                   busB
                                    32
                CLK
                                                         32 WrEn Addr
               imm16-
                                                    Data In
                                                                Data
                                       32
                          16
                                                              Memory
                                                     CLK—
                                         ALUSrc
```

ExtOp

Pipelined Datapath



• Use datapath figure below to represent pipeline:




- Latency = time to complete one task
- Bandwidth/Throughput = tasks completed per unit time
- Pipelining doesn't help latency of single task, just throughput of entire workload
- Potential speedup = number of pipelined stages


Pipelining Hazard

- 1. Structural Hazard
- 2. Data Hazard
- 3. Control Hazard

Structual Hazard




Structual Hazard




Data Hazard - Forwarding


Data-flow backward in time are hazards




Data Hazard - Forwarding



Data Hazard - Load Delay Slot



Control Hazard



Control Hazard - Branch

- ▶ 1. insert branch comparator in ID stage only one nop is needed
- ▶ 2. Branch Prediction Flush pipeline if prediction wrong
- ▶ 3. Branch Delay Slot
- ** Jump also has a delay slot