

# REPORT

Lab 7 : Traffic Lights Simulation

-- by Jaswanth Suvvari

Roll No. : 200050140

# Q1) TRAFFIC LIGHTS SIMULATION:




Figure (1)

## AUTOMATA FOR THE TRAFFIC LIGHTS SIMULATION:




Figure (2)

\* The code was written in Behavioural way.

\* Design:

An internal State machine (SM), 10 seconds counter and 20 seconds counter were maintained as the inner part of the design.

SM  $\rightarrow$  is an 10 bit vector  $\underbrace{a_9 a_8 a_7 a_6}_{L3} \underbrace{a_5 a_4}_{L2} \underbrace{a_3 a_2}_{L1} \underbrace{a_1 a_0}_{L0}$

$\rightarrow$  Each set of two bits represents a single lane mentioned either above or below.

$\rightarrow$  Now for example take " $a_1 a_0$ "

if " $a_1 a_0$ " == "00"

// make L0 lanes red light glow

else if " $a_1 a_0$ " == "10"

// make L0 lanes yellow light glow.


else if " $a_1 a_0$ " == "11"

// make L0 lanes green light glow.


\* Similarly for other sets of two bits

\* Now coming to the state machine state changes, it is handled as shown in Figure(2) state transition diagram/Automata.

\* Following is the circuit diagram from Netlist Viewer:



\* And Following is the sample screen shot of simulation tested using the test-bench.



\* The inner clocks for 60 seconds and 30 seconds are based on simple counts on clock cycles.

\* Each clock cycle was simulated to be for 5 seconds

\* Now 30 seconds = 6 clock cycles  
60 seconds = 12 clock cycles.

\* TEST BENCH was designed in such a way that takes 4 bit input + 15 bit output + Mask

