Name **HTET NAING** :

Lab Group SS₁ : Module : **CZ3001**

Assignment LAB4 REPORT : **April 3rd**, 2017 **Submission Date**

a. The MIPS assembly code for the computation of " $e = (a+b) \land (c*d)$ "

```
LW $4, 2($0)
                    # load a to R4
LW $5, 3($0)
                    # load b to R5
ADD $5, $4, $5
                    # R5 		R4 + R5
                    # load c to R4
LW $4, 4($0)
LW $6, 5($0)
                    # load d to R6
MUL $4, $6, $4
                    # R4 	 R6 * R4
                    # R4 	 R5 ^ R4
XOR $4, $5, $4
```

SW \$4, 6(\$0) # store final result from R4 to e

b. The MIPS assembly code for the computation of " $e = (a+b) \land (c*d)$ " including NOPs for removing data-dependencies

```
LW $4, 2($0)
                     # load a to R4
                     # load b to R5
LW $5, 3($0)
NOP
                     #1 stall cycle
NOP
                     #1 stall cycle
ADD $5, $4, $5
                     \# R5 \leftarrow R4 + R5
LW $4, 4($0)
                     # load c to R4
                     # load d to R6
LW $6, 5($0)
                     #1 stall cycle
NOP
NOP
                     #1 stall cycle
                     # R4 ← R6 * R4
MUL $4, $6, $4
NOP
                     # 1 stall cycle
NOP
                     # 1 stall cycle
                     # R4 ← R5 ^ R4
XOR $4, $5, $4
NOP
                     #1 stall cycle
NOP
                     #1 stall cycle
```


SW \$4, 6(\$0) # store final result from R4 to e

c. The instruction and data-memory (all values in hexadecimal)

Data Memory:

			_	
	0	1	2	3
0x0	0000000A	A000000A	0000000A	0000000A
0x4	0000000A	0000000A	00000070	0000000A
0x8	0000000A	XXXXXXXX	XXXXXXX	XXXXXXXX
0xC	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x10	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x14	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x18	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x1C	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x20	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x24	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
0x28	XXXXXXXX	XXXXXXX	XXXXXXX	XXXXXXXX
0x2C	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX

Instruction Memory:



d. The working of both the LW and SW instruction with reference to ISIM window

(i) LW instruction

LW \$4, 2(\$0) from the above MIPS assembly code will be taken as an example to explain the working of LW instruction. It is assumed that the fetch stage and decode stage takes one cycle each.

In the first cycle : PC provides the address 0x00000001 to the instruction memory so that the LW instruction can be fetched.

In the second cycle: the LW instruction is decoded to generate the control signals and to get the data from the register file. Hence, the ID_EXE pipeline register now has the following values:

rdata1 ID EXE = the address 0x00000000 (the first source for the ALU)

imm_ID_EXE = 0x00000002 (sign-extended immediate value) waddr ID EXE = 0x04 (the address to write back to register \$4)

alusrc ID EXE = "High" (the signal is asserted, i.e. the second source for the

ALU will be taken from imm_ID_EXE instead of rdata2_ID_EXE)

In the third cycle : ALU executes the add operation for the two sources (0x00000000 + 0x00000002) and produces the result 0x00000002. The EXE_MEM pipeline register has the following values:

aluout EXE MEM = 0x00000002

waddr EXE MEM = 0x04 (It has been brought forward to this stage)

In the fourth cycle : The address (0x00000002) that is output from ALU will be used to read the content from the data memory. The value 0x0000000a is now retrieved from the data memory. However, the output of DMEM is not taken through MEM/WB pipeline register. Hence, now the MEM_WB pipeline has the following value:

waddr MEM WB = 0x04 (it has been brought forward again)

In the fifth cycle : The ALU output or the data memory output is chosen with the help of the control signal. Hence, wdata_WB now holds the value 0x0000000a. It is written back to the register file using the write address 0x04 that have been carried forward through all stages. Finally, the register \$4 is successfully loaded with the value 0x0000000a.

(ii) SW instruction

SW \$4, 6(\$0) from the above MIPS assembly code (used for lab4) will be taken as an example to explain the working of SW instruction. It is assumed that the fetch stage and decode stage takes one cycle each.

In the first cycle : PC provides the address 0x00000010 to the instruction

memory so that the SW instruction can be fetched.

In the second cycle: the SW instruction is decoded to generate the control signals and to get the data from the register file. Hence, the ID_EXE pipeline register now has the following values:

rdata1 ID EXE = the address 0x00000000 (the first source for the ALU)

 $rdata2_{ID}_{EXE} = 0x00000070$ (the content from \$4)

(It will serve as the write data for Data Memory)

imm_ID_EXE = 0x0000006 (sign-extended immediate value)

alusrc_ID_EXE = "High" (the signal is asserted, i.e. the second source for the

ALU will be taken from imm ID EXE instead of rdata2 ID EXE)

In the third cycle : ALU executes the add operation for the two sources (0x00000000 + 0x00000006) and produces the result 0x00000006. The EXE_MEM pipeline register has the following values:

aluout EXE MEM = 0x00000006

rdata2 EXE MEM = 0x00000070 (It will serve as the write data for Data Memory)

In the fourth cycle : The data 0x00000070 will be written to memory location 0x00000006 (i.e. output from ALU). Thus the required result is successfully stored there eventually.

= 600ns

f. The steady state CPI

$$CPI = \frac{\text{(no. of instructions)+(no. of stalls)}}{\text{no. of instructions}}$$
$$= \frac{(8)+(8)}{8}$$
$$= 2$$

Starting time: 165 ns



Ending time: 765 ns

