

# CPU S12Z

Reference Manual

Linear S12Z Microcontrollers

CPUS12ZRM Rev. 1.01 01/2013

freescale.com





#### Table 0-1. Revision History

Rev	Date	Author	Description
1.00	10 Oct 2012		Initial release.
1.01	24 Jan 2013		Fixed typos and grammar errors throughout the document.



# Chapter 1 Introduction

1.1	Introduction to S12Z CPU	13
1.2	Features	14
1.3	Symbols and Notation	15
1.3.1	Source form notation	
1.3.2	Operators	
1.3.3	CPU registers	
1.3.4	Memory and addressing	
1.3.5	Condition code register (CCR) bits	
1.3.6	Address mode notation	
1.3.7	Machine coding notation	19
1.3.8	CCR activity notation	19
1.3.9	Definitions	20
	Chapter 2	
	Overview	
2.1	Introduction	21
2.2	Programmer's Model and CPU Registers	22
2.2.1	General Purpose Data Registers (Di)	22
2.2.2	Index Registers (X, Y)	23
2.2.3	Stack Pointer (SP)	
2.2.4	Program Counter (PC)	
2.2.5	Condition Code Register (CCR)	24
2.2.5.1	U Control Bit	24
2.2.5.2	the state of the s	
2.2.5.3		
2.2.5.4		
2.2.5.5		
2.2.5.6		
2.2.5.7		
2.2.5.8		
2.2.5.9		
2.3	Data Types	27
2.4	Memory Operand Sizes	27
2.5	CPU Register Operands	27
2.6	Memory Organization	
-		
	Chapter 3	
	Addressing Modes	
3.1	Introduction	29
3.2	Summary of Addressing Modes	29
3.3	Inherent Addressing Mode (INH)	
3.4	Register Addressing Mode (REG, REG*)	
3.5	Immediate Addressing Modes (IMM, IMM1, IMM2, IMM3, IMM4)	
3.5.1	Short Immediate Addressing mode (IMMe4*)	
3.3.1	Short infinediate Addressing mode (livilvie4 )	<b>3</b> U



3.6	Relative Addressing Modes (REL, REL1)	30
3.7	Extended Addressing Modes (EXT1*, EXT2*, EXT3*, EXT24)	30
3.8	Indexed Addressing Modes	31
3.8.1	4-Bit Short Constant Offset from X, Y, or SP (IDX*)	
3.8.2	9-Bit Constant Offset from X, Y, SP or PC (IDX1*)	
3.8.3	24-Bit Constant Offset from X, Y, SP or PC (IDX3*)	
3.8.4	Register Offset Indexed from X, Y, or SP (REG,IDX*)	
3.8.5	Automatic Pre/Post Increment/Decrement from X, Y, or SP (++IDX*)	
3.8.6	18-Bit Constant Offset from Di (IDX2,REG*)	
3.8.7	24-Bit Constant Offset from Di (IDX3,REG*)	
3.9	Indexed Indirect Addressing Modes	
3.9.1	Register Offset Indexed Indirect from X or Y ([REG,IDX]*)	32
3.9.2	9-Bit Constant Offset Indexed Indirect from X, Y, SP or PC ([IDX1]*)	32
3.9.3	24-Bit Constant Offset Indexed Indirect from X, Y, SP or PC ([IDX3]*)	
3.10	Address Indirect Addressing Mode ([EXT3]*)	
3.11	Effective Address	
3.12	Memory Operand Sizes	
3.13	CPU Register Operands	
3.14	Instructions Using Multiple Addressing Modes	
3.14.1	Shift Instructions.	
3.14.2	Bit Manipulation Instructions	
3.14.3	Looping (DBcc, TBcc) Instructions	
3.14.4 3.14.5	Math (MUL, MAC, DIV, and MOD) Instructions	
3.14.3	WOVE INSTRUCTIONS	33
	Chapter 4	
	Instruction Queue	
4.1	Introduction	37
4.2	Queue Description	
4.2.1	S12Z CPU Instruction Queue Implementation	
4.2.2	S12Z CPU Operation Dispatcher	
4.2.3	Changes in Execution Flow	38
4.2.3.1		
4000	Exceptions	
4.2.3.2	Subroutines	39
4.2.4	Subroutines	39 39
4.2.4 4.2.4.1	Subroutines Branches Conditional Branches	39 39 40
4.2.4 4.2.4.1 4.2.4.2	Subroutines Branches Conditional Branches Bit Condition Branches	39 39 40 40
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives	39 39 40 40 40
4.2.4 4.2.4.1 4.2.4.2	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.	39 39 40 40 40
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5	39 39 40 40 40
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3 4.2.5	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview	39 40 40 40 40
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3 4.2.5	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview  Introduction	39 40 40 40 40 41
4.2.4 4.2.4.1 4.2.4.3 4.2.5 5.1 5.2	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview  Instruction Set Description	39 40 40 40 40 41 41
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3 4.2.5	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview  Introduction	39 40 40 40 40 41 41
4.2.4 4.2.4.1 4.2.4.2 4.2.4.3 4.2.5 5.1 5.2 5.3 5.4	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview  Introduction Instruction Set Description Instruction Set Organization. Register and Memory Instructions	39 40 40 40 41 41 42 44
4.2.4 4.2.4.1 4.2.4.3 4.2.5 5.1 5.2 5.3	Subroutines Branches Conditional Branches Bit Condition Branches Loop Primitives Jumps.  Chapter 5 Instruction Set Overview  Introduction Instruction Set Description Instruction Set Organization.	39 40 40 40 41 41 42 44

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor



5.4.1.1	Loading Data into CPU Registers	47
5.4.1.2	Storing CPU Register Contents into Memory	48
5.4.1.3	Memory-to-Memory Moves	48
5.4.1.4	Register-to-Register Transfer and Exchange	48
5.4.1.5	Clearing Registers or Memory Locations	48
5.4.1.6	Set or Clear Bits	49
5.4.2	Arithmetic Operations	
5.4.2.1	•	
5.4.2.2		
5.4.2.3		
5.4.2.4		
5.4.2.5		
5.4.2.6	· · · · · · · · · · · · · · · · · · ·	
5.4.2.7		
5.4.2.8		
5.4.3	Multiplication and Division	
5.4.3.1	·	
5.4.3.2		
5.4.4	Fractional Math Instructions	
5.4.4.1		
5.4.4.2	· ·	
5.4.4.3		
5.4.5	Logical (Boolean)	
5.4.5.1		
5.4.5.2		
5.4.5.3		
5.4.5.4		
5.4.5.5		
5.4.6	Shifts and Rotates	
5.4.6.1		
5.4.6.2		
5.4.6.3		
5.4.7	Bit and Bit Field Manipulation	
5.4.7.1	•	
5.4.7.2		
5.4.7.3	Bit Field Extract and Insert	63
5.4.8	Maximum and Minimum Instructions	63
5.4.9	Summary of Index and Stack Pointer Instructions	63
5.4.9.1		
5.4.9.2		
5.4.9.3	Store	66
5.4.9.4	Push, SWI, and WAI	66
5.4.9.5		
5.4.9.6		
5.5	Program Control Instructions	
5.5.1	Branch Instructions	
5.5.1.1		
5.5.1.2		



5.5.1.3	Loop Control Branches (decrement and branch or test and branch)	70
5.5.2	Jump	71
5.5.3	Subroutine Calls and Returns	71
5.5.4	Interrupt Handling	72
5.5.5	Miscellaneous Instructions	75
5.5.5.1	1 Low Power (Stop and Wait)	76
5.5.5.2	No Operation (NOP)	76
5.5.5.3	Go to active background debug mode (BGND)	76
	Chapter 6 Instruction Glossary	
6.1	Introduction	77
6.2	Glossary	
	ABS — Absolute Value	
	ADC — Add with Carry	
	ADD — Add without Carry	
	AND — Bitwise AND	
	ANDCC — Bitwise AND CCL with Immediate	
	ASL — Arithmetic Shift Left	
	ASR — Arithmetic Shift Right	
	BCC — Branch if Carry Clear	
	BCS — Branch if Carry Set	
	BEQ — Branch if Equal	
	BFINS — Bit Field Insert	
	BGE — Branch if Greater Than or Equal	
	BGND — Enter Background Debug Mode	
	BGND — Enter Background Debug Mode	
	BHI — Branch if Higher	
	BHS — Branch if Higher or Same	
	BIT — Bit Test	
	BLE — Branch if Less Than or Equal	
	BLO — Branch if Lower	
	BLS — Branch if Lower or Same	
	BLT — Branch if Less Than	
	BMI — Branch if Minus	
	BNE — Branch if Not Equal	
	BPL — Branch if Plus.	
	BRA — Branch Always	
	BRCLR — Test Bit and Branch if Clear	
	BRSET — Test Bit and Branch if Set	
	BSET — Test and Set Bit	
	BSR — Branch to Subroutine	
	BTGL — Test and Toggle Bit	
	BVC — Branch if Overflow Clear	
	BVS — Branch if Overflow Set	
	CLB — Count Leading Sign-Bits	



CLC — Clear Carry	
CLI — Clear Interrupt Mask	165
CLR — Clear Memory, Register, or Index Register	166
CLV — Clear Overflow	168
CMP — Compare	169
COM — Complement Memory	173
DBcc — Decrement and Branch	
DEC — Decrement	178
DIVS — Signed Divide	
DIVU — Unsigned Divide	
EOR — Exclusive OR	
EXG — Exchange Register Contents	
INC — Increment	
JMP — Jump	
JSR — Jump to Subroutine	
LD — Load	
LEA — Load Effective Address	
LSL — Logical Shift Left.	
LSR — Logical Shift Right	
MACS — Signed Multiply and Accumulate	
MACU — Unsigned Multiply and Accumulate	
MAXS — Maximum of Two Signed Values to Di	
MAXU — Maximum of Two Unsigned Values to Di	
MINS — Minimum of Two Signed Values to Di	
MINU — Minimum of Two Unsigned Values to Di	
MODS — Signed Modulo	
MODU — Unsigned Modulo	
MOV — Move Data	
MULS — Signed Multiply	
MULU — Unsigned Multiply	
NEG — Two's Complement Negate	
NOP — Null Operation	
OR — Bitwise OR	
ORCC — Bitwise OR CCL with Immediate	
PSH — Push Registers onto Stack	
PUL — Pull Registers from Stack	
QMULS — Signed Fractional Multiply	
QMULU — Unsigned Fractional Multiply	
ROL — Rotate Left Through Carry	
ROR — Rotate Right Through Carry	
RTI — Return from Interrupt	
RTS — Return from Subroutine	
SAT — Saturate	
SEC — Set Carry Flag	
SEI — Set Interrupt Mask	
SEV — Set Overflow Flag	
SEX — Sign-Extend	
SPARE — Unimplemented Page1 Opcode Trap	288



	ST — Store	
	STOP — Stop Processing	292
	SUB — Subtract without Borrow	293
	SWI — Software Interrupt	295
	SYS — System Call Software Interrupt	296
	TBcc — Test and Branch	297
	TFR — Transfer Register Contents	300
	TRAP — Unimplemented Page2 Opcode Trap	302
	WAI — Wait for Interrupt	303
	ZEX — Zero-Extend	304
	Chapter 7	
	Exceptions	
7.1	Introduction	307
7.2	Types of Exceptions	307
7.3	Exception Priority	
7.3.1	Reset	
7.3.2	Software Exceptions	
7.3.2.1	Unimplemented Op-code Traps (SPARE, TRAP)	
7.3.2.2		
7.3.3	Machine Exception	
7.3.4	X-bit-Maskable Interrupt Request (XIRQ)	
7.3.5	I-bit-Maskable Interrupt Requests	
7.3.6	Return-from-Interrupt Instruction (RTI).	
7.4	Interrupt Recognition	
7.5	Exception Processing Flow	
7.5.1	Vector Fetch	
7.5.2	Reset Exception Processing	
7.5.3	Interrupt and Unimplemented Opcode Trap Exception Processing	
7.0.0		010
	Chapter 8 Instruction Execution Timing	
8.1	Introduction	315
8.2	Instruction Execution Timing	
8.2.1	No Operation Instruction Execution Times (NOP)	
8.2.2	Move Instruction Execution Times (MOV)	
8.2.3	Load Instruction Execution Times (LD)	
8.2.4	Store Instruction Execution Times (ST)	
8.2.5	Push Register(s) onto Stack Instruction Execution Times (PSH)	
8.2.6	Pull Register(s) from Stack Instruction Execution Times (PUL)	
8.2.7	Load Effective Address Instruction Execution Times (LEA)	
8.2.8	Clear Instruction Execution Times (CLR)	
8.2.9	Register-To-Register Transfer and Exchange Execution Times (TFR, EXG, SEX, ZEX).	
8.2.10	Logical AND/OR Instruction Execution Times (AND, OR, BIT, EOR)	
8.2.11	One's Complement (Invert) Instruction Execution Times (COM)	
8.2.12	Increment and Decrement Instruction Execution Times (INC, DEC)	
8.2.13	Add and Subtract Instruction Execution Times (ADD, ADC, SUB, SBC, CMP)	
8.2.14	Two's Complement (Negate) Instruction Execution Times (NEG)	

Linear S12 Core Reference Manual, Rev. 1.01

8 Freescale Semiconductor



8.2.15	Absolute value instruction Execution Time (ABS)	
8.2.16	Saturate Instruction Execution Time (SAT)	322
8.2.17	Count Leading Sign-Bits Execution Time (CLB)	322
8.2.18	Multiply Instruction Execution Times (MULS, MULU)	322
8.2.19		324
8.2.20		
8.2.21	Divide and Modulo Instruction Execution Times (DIVS, DIVU, MODS, MODU)	
8.2.22		
8.2.23		
8.2.24		
8.2.25		
8.2.26		
8.2.27		
8.2.28		
8.2.29	·	
8.2.30		
8.2.31	Decrement and Branch Instruction Execution Times (DBcc)	
8.2.32		
8.2.33		
8.2.34		
8.2.35		
8.2.36		
8.2.37		
8.2.38		
8.2.39		
8.2.40	1	
8.2.41	Low Power Instruction Execution Times (WAI, STOP)	
8.2.42	Go to Active Background Debug Mode Instruction Execution Times (BGND)	341
	Chapter 9	
	· · · · · · · · · · · · · · · · · · ·	
	Data Bus Operation	
9.1	Introduction	
9.2	Access Timing	343
9.3	Data Transfer Alignment	343
	· · · · · · · · · · · · · · · · · · ·	
	Appendix A	
	Instruction Reference	
A.1	Introduction	345
A.2	S12Z Instruction Set Summary Table	
	•	
A.3	S12Z Opcode Map	
A.4	Postbyte Coding	
A.4.1	General Operand (OPR) Addressing Postbyte (xb)	
A.4.2	Math Postbyte (mb) for MUL, MAC, DIV, MOD and QMUL	
A.4.3	Loop Primitive Postbyte (lb)	
A.4.4	Shift and Rotate Postbyte (sb)	
A.4.5	Bit Manipulation Postbyte (bm)	
A.4.6	Bitfield Postbyte (bb) for BFEXT and BFINS	
A.4.7	Transfer and Exchange Postbytes (tb) and (eb)	373

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

9



A.4.8	Count Leading Sign-Bits Postbyte (cb)	. 376
A.4.9	Push and Pull Postbyte (pb)	. 376

Linear S12 Core Reference Manual, Rev. 1.01

10

Freescale Semiconductor



# Chapter 1 Introduction

#### 1.1 Introduction to S12Z CPU

This manual describes the features and operation of the central processing unit, or S12Z CPU, used in HCS12Z microcontrollers. 68HC12, HCS12, HCS12X, and HCS12Z represent four generations of 16-bit controllers with all of them being derived from the industry standard M68HC11. The M68HC11 was, in turn, derived from the M6801 which was derived from the M6800. The M6800 was the first 8-bit MPU introduced by Motorola in 1974. Detailed information for the M68HC12 is provided in the *CPU12RM/AD Rev. 3*. Detailed information for the HCS12 and HCS12X is provided in the *S12XCPU Rev. 2*. This document covers the S12Z CPU.

There have been many changes in the years since the M6800 was introduced in 1974. Process technology has changed dramatically from early 6-micron NMOS (M6800), to 0.18 micron CMOS (S12X), and now 0.18 micron or smaller CMOS (S12Z). As chip complexity and memory size have grown, software development tools have also changed. M6800 application programs were on the order of a few kilobytes written in assembly language. S12X and S12Z application programs are hundreds of kilobytes and are written in C. This has shifted some of the burden of compatibility from absolute object code compatibility in the CPU itself to compatibility in the compiler and development tool chain.

The S12Z CPU has taken advantage of this reduced need for absolute object code compatibility to focus on improved support for C code-size efficiency and overall performance. The most obvious change has been to eliminate the paged memory model and 64-kilobyte CPU addressing limitation of the CPU12 in favor of a linear 16-megabyte address space. The X and Y index registers, as well as the stack pointer (SP) and program counter (PC), were expanded from 16 bits to 24 bits to match the width of the address bus. The next biggest change has been to replace the 8-bit A and B accumulators (sometimes used as the 16-bit D accumulator), with a set of eight general purpose data registers (D<sub>i</sub>). D0 and D1 are 8 bits, D2 through D5 are 16 bits, and D6 and D7 are 32 bits.

As in previous generations of CPU12, the S12Z CPU has variable-length instructions ranging from a single byte to several bytes. The longest instructions in the CPU12 were moves with two extended addressing mode operand addresses (6 bytes of object code). Moves could have indexed addressing mode operands, but only indexed modes that did not require additional extension bytes. The S12Z CPU allows complete flexibility in specifying the addresses for move instructions so if both operands use an indexed postbyte plus three extension bytes, these instructions can take up to nine bytes of object code. The longest instructions in the S12Z CPU are the most complex math instructions (DIV, MAC, and MOD) which are page 2 opcodes plus a math postbyte plus two operand addresses which could each be an addressing mode postbyte plus 3 extension bytes (11 bytes total).

The CPU12 used postbytes for indexed addressing, transfer/exchange, and looping primitive instructions. The S12Z CPU instruction set has expanded the use of postbytes to improve code-size efficiency. The



indexed postbyte was re-worked into a general operand (OPR) addressing system. This new addressing mode postbyte includes indexed addressing modes like the CPU12 and extended addressing modes, a quick-immediate mode, and register-as-memory addressing mode.

In addition to this general OPR addressing postbyte, the S12Z instruction set uses postbytes for transfer/exchange, looping primitives, math (MUL, DIV, MAC, and MOD), relative addressing, shifts, bit-field instructions, and push/pull.

#### 1.2 Features

The S12Z CPU is the next generation of CPU in the CPU12 line. This high-speed 16-bit processor has an expanded programmers model with 24-bit wide X, Y, SP, and PC registers and replaces the A, B, and D accumulators with a set of eight general purpose registers  $D_i$ . Improved addressing modes support efficient use of the 16-megabyte (24-bit) linear address space.

- 24-Bit Linear Address Space (16-megabytes)
- 24-Bit Index Registers (X and Y), Stack Pointer (SP), and Program Counter (PC)
- Eight General Purpose Data Registers (D0, D1 8-Bits; D2–D5 16-Bits; D6, D7 32-Bits)
- Separate Memory Access Controllers for Code and Data
- Variable-Length Instructions Including Single-Byte and Odd Number of Bytes
- Extensive Use of Instruction Postbytes to Optimize Code-Size Efficiency



## 1.3 Symbols and Notation

The symbols and notation used throughout this manual are described in this section.

#### 1.3.1 Source form notation

Everything in the source forms columns, *except expressions in italic characters*, is literal information that must appear in the assembly source file as shown. The initial 3- to 5-letter mnemonic is a literal expression (not case-sensitive). All commas, periods, pound (#), and parentheses are literal characters.

*Red italic* expressions represent variable content such as register names, program labels, and expressions. Explanations are shown in this key.

bwplbwpl	<ul> <li>Any of the characters B, W, P, L, or 2-letter pairs BB, BW, BP, BL, WB, WWLB, LW, LP, or LL to indicate the sizes for an instruction with two input operands.</li> <li>B=byte, W=16-bit word, P=24-bit pointer, L=32-bit long-word. The two-letter codes allow the size of each operand to be specified separately and the one-letter codes indicate the same size is used for both input operands.</li> </ul>
bwl	<ul> <li>Any of the characters B, W, or L to indicate the size of the operation.</li> <li>B=byte, W=16-bit word, L=32-bit long-word</li> </ul>
bwpl	<ul> <li>Any of the characters B, W, P, or L to indicate the size of the operation.</li> <li>B=byte, W=16-bit word, P=24-bit pointer, L=32-bit long-word</li> </ul>
CC	<ul> <li>Branching condition (EQ, NE, MI, PL, GT, or LE) for loop instructions test-and branch (TBcc) or decrement and branch (DBcc).</li> </ul>
cpureg	<ul> <li>Branch if EQ - equal; NE - not equal; MI - minus; PL - plus; GT - greater than; LE - less than or equal</li> <li>— Any of the CPU registers D0, D1, D2, D3, D4, D5, D6, D7, X, Y, SP, CCH, CCL, or CCW. Used for transfer and exchange instructions.</li> </ul>
Di	<ul><li>Any of the eight CPU data registers D2, D3, D4, D5, D0, D1, D6, or D7.</li></ul>
Dj	<ul> <li>Typically used for a second operand.</li> </ul>
Dk	<ul> <li>Used for a third operand in MAC, MOD, MUL, and DIV instructions.</li> </ul>
Ds	<ul> <li>Used for a source operand.</li> </ul>
Dd	<ul> <li>Used for a destination operand.</li> </ul>
Dn	<ul> <li>Used for a numeric control parameter such as the number of positions to shift.</li> </ul>
Dp	<ul> <li>Any of the four 16-bit CPU data registers D2, D3, D4, or D5. Used to specify the width and offset parameters in bit field instructions BFEXT and BFINS.</li> </ul>
opr1i opr5i	<ul> <li>Any label or expression that evaluates to a 1-bit (5-bit) immediate operand. Used to specify number of shifts for shift and rotate instructions. Immediate value is encoded in the shift postbytes (sb) or (sb+xb).</li> </ul>
opr8i	<ul> <li>Any label or expression that evaluates to an 8-bit immediate operand.</li> </ul>
opr16i	<ul> <li>Any label or expression that evaluates to a 16-bit immediate operand.</li> </ul>
opr18i	<ul> <li>Any label or expression that evaluates to an 18-bit immediate operand. Two bits of the 18-bit operand are encoded into the opcode. The value is zero-extended and placed in X or Y.</li> </ul>
opr24	<ul> <li>— A 24-bit address which can be considered signed or unsigned.</li> </ul>
opr24a	<ul> <li>A 24-bit address.</li> </ul>
opr24i	<ul> <li>A 24-bit immediate constant.</li> </ul>
opr24u	<ul> <li>— A 24-bit unsigned constant offset.</li> </ul>
opr32i	<ul> <li>Any label or expression that evaluates to a 32-bit immediate operand.</li> </ul>
oprdest	<ul> <li>Any label or expression that evaluates to an address within +127/–128 or +/–16K from the current location.</li> <li>Used for 7-bit or 15-bit relative branches.</li> </ul>
oprimmsz	— Any label or expression that evaluates to an immediate operand of the same size as the CPU register involved

Linear S12 Core Reference Manual, Rev. 1.01

in the instruction (8, 16, or 32 bits).



Refer to the OPR addressing summary to see how to expand this into the operand specification for 1 of 16 oprmemreg OPR addressing modes (allowed forms and brief description shown here below). #oprsxe4i Short Immediate. oprsxe4i is any label or expression which evaluates to one of the values -1, 1, 2, 3...14, or 15. Auto sign-extended to 8, 16, 24, or 32 bits. Di Register as operand. Di is any one of the eight CPU data registers D0, D1, D2, D3, D4, D5, D6, or D7. Short offset (0-15) from X, Y, or S. opru4 is any label or expression that evaluates to unsigned 0-15. (opru4,xys)  $(+xy) \mid (xy+) \mid (-xy) \mid (xy-) \mid (-S) \mid (S+)$  — Auto pre/post inc/dec from X, Y, or S (S=SP). Where xy is either of the two index register names X or Y. Register offset from X, Y, or S. xys is any one of the 24-bit indexing registers X, Y, or S (S=SP). (Di,xys) 16-bit D2, D3, D4, D5 treated as signed, D0, D1, D6, D7 treated as unsigned. [Di,xy] Register offset from X or Y Indirect. D2, D3, D4, D5 treated as signed, D0, D1, D6, D7 are unsigned. (oprs9,xysp) 9-bit signed offset from X, Y, S, or P. oprs9 is any label or expression that evaluates to a 9-bit signed value from -256 to +256. (0 is treated as +256) xysp is any one of the 24-bit registers X, Y, S or P (S=SP P=PC). 9-bit signed offset from X, Y, S, or P Indirect. [oprs9,xysp] — Short Extended (16K). opru14 is any label or expression that evaluates to a 14-bit unsigned address from opru14 \$000000 through \$003FFF. All registers and 12K of RAM. — 18-bit unsigned offset from Di. opr18 is any label or expression that evaluates to an 18-bit unsigned value (opru18,Di) from \$000000 through \$03FFFF (256K). Medium Extended (256K). Reaches any address from \$000000 to \$03FFFF. All on-chip RAM. opru18 — 24-bit offset from X, Y, S, or P. opr24 is any label or expression that evaluates to a 24-bit value (16M). (opr24,xysp) [opr24,xysp] — 24-bit offset from X, Y, S, or P Indirect. 24-bit offset from Di. Can also be considered as a register offset from any 16M address or label. (opru24,Di) opr24 Long Extended (16M). Reaches any address in the full 16M memory space. [opr24] 24-bit address Indirect. — Any combination of the CPU registers in the list (CCH, CCL, D0, D1, D2, D3) separated by commas. Used oprregs1 with the PSH and PUL instructions. oprregs2 — Any combination of the CPU registers in the list (D4, D5, D6, D7, X, Y) separated by commas. Used with the PSH and PUL instructions. — Any label or expression that evaluates to a 9-bit signed value from -256 to +256. (0 is treated as +256) oprs9 oprsxe4i — Any label or expression which evaluates to one of the values -1, 1, 2, 3...14, or 15. Auto sign-extended to 8, 16, 24, or 32 bits. Any label or expression that evaluates to the unsigned values 0 through 15. opru4 opru14 Any label or expression that evaluates to a 14-bit unsigned address from \$000000 through \$003FFF. All registers and 12K of RAM. opru18 Any label or expression that evaluates to an 18-bit unsigned value from \$000000 through \$03FFFF (256K). — Any label or expression that evaluates to the code for one of the unused opcodes on pg2 of the opcode map. trapnum Valid values are 0x92..0x9F, 0xA8..0xAF, 0xB8..0xBF and 0xC0..0xFF. width:offset Any label or expression that evaluates to a 10-bit immediate operand. Used to specify field width and offset w:o for bit field instructions where w and o are each 5-bit values (w=0 treated as 32). - One of the two index register names X or Y. ху Any one of the 24-bit indexing registers X, Y, or S (S=SP). XVS Any one of the 24-bit registers X, Y, S or P (S=SP P=PC). xysp

#### 1.3.2 Operators

+ — Add

Subtract or negate (two's complement)

\* — Multiply/ — Divide

|expression| — Absolute value of the expression shown between vertical bars

#### Linear S12 Core Reference Manual, Rev. 1.01



- & Boolean AND
- Boolean OR
- ^ Boolean exclusive-OR
- ~ Invert (One's complement)
- () Contents of register or memory location shown inside parentheses
- : Concatenate
- ⇒ Result of the operation on the left goes to...

## 1.3.3 CPU registers

The eight CPU data registers D0–D7 are referred to using various subscripts to help clarify the way these registers are used in different instructions. Some instructions use two or even three CPU data registers. In a few cases such as SWI and RTI instructions, these registers are shown as D0, D1, D2H:D2L, D3H:D3L, D4H:D4L, D5H:D5L, D6H:D6MH:D6ML:D6L, and D7H:D7MH:D7ML:D7L because it is important to show the order that bytes are used. In all cases except  $D_p$  you may substitute any of the register numbers 0–7 in place of the subscript. In the case of  $D_p$  you are limited to the four 16-bit registers because the register is used for a 10-bit parameter.

- D<sub>i</sub> Any of the eight CPU data registers D0-D7.
  - D<sub>i</sub> Any of the eight CPU data registers D0–D7. Used for a second operand.
  - D<sub>k</sub> Any of the eight CPU data registers D0-D7. Used for a third operand.
  - D<sub>n</sub> Any of the eight CPU data registers D0—D7. Used to specify an instruction parameter such as a bit number n or a number of bit positions for a shift.
  - D<sub>s</sub> Any of the eight CPU data registers D0-D7. Used for a source operand.
  - D<sub>d</sub> Any of the eight CPU data registers D0–D7. Used for a destination operand.
- D<sub>p</sub> Any of the four 16-bit CPU data registers D2—D5. Used to specify the width and offset parameters for BFEXT and BFINS. Low-order 10-bits used for w:o parameters.
- X 24-bit index register X, Sometimes shown as XH:XM:XL
- Y 24-bit index register Y, Sometimes shown as YH:YM:YL
- SP 24-bit stack pointer, Sometimes shown as SPH:SPM:SPL
- PC 24-bit program counter, Sometimes shown as PCH:PCM:PCL

RTNH:RTNM:RTNL — 24-bit return address which will become the program counter when program execution resumes after a return from interrupt (RTI).

- CCH High-order 8 bits of the condition code register
- CCL Low-order 8 bits of the condition code register which hold CPU status flags
- CCR Condition code register, also known as CCW and CCH:CCL
- CCW Full 16-bit condition code register made up of CCH:CCL

## 1.3.4 Memory and addressing

- M A memory location or immediate data. The size of M is the same as the size of the operation and generally matches the size of a CPU data register that is used for the operation result or destination. In some cases the size of the operation is indicated by a suffix (.B, .W, .P, or .L) after the instruction mnemonic.
- M1, M2 Numbered memory operands for instructions that require more than one memory operand. M1 and M2 use separate addressing modes to specify each of these operands.

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

15



MS, MD — Source and Destination memory operands. MS and MD use separate addressing modes to specify each of these operands.

M(SP) — The memory location pointed-to by the stack pointer. Similarly, the notation M(SP):M(SP+1):M(SP+2) indicates the three memory bytes at address=SP, address=SP+1, and address=SP+2.

M:M+1:M+2 — A 24-bit value in three consecutive memory locations. The higher-order (most significant) 8 bits are located at address=M, and the next two 8-bit values are located at the next higher sequential addresses.

\$ — This prefix indicates a hexadecimal value

% — This prefix indicates a binary value

### 1.3.5 Condition code register (CCR) bits

U — User/Supervisor state status/control

IPL — Interrupt Priority Level

S — Stop mode enable

X — X Interrupt mask (pseudo non-maskable interrupt)

I — I Interrupt mask
N — Negative status flag

Z — Zero status flag

R7

V — Two's complement overflow status flag

C — Carry/borrow status flag

#### 1.3.6 Address mode notation

EXT24	<ul> <li>Long extended (16M). The 24-bit address of the operand is provided in three bytes (a3 a2 a1) after the LD,</li> </ul>
	ST, JMP, or JSR opcode. (more efficient than the EXT3 option in the OPR3 addressing mode)

IMM — Immediate. A parameter for the instruction is supplied as immediate data in the object code for the instruction.
 IMM1 — Immediate (1-byte). The 8-bit operand is located in one byte (i1) of immediate data in the object code for the

MM1 — Immediate (1-byte). The 8-bit operand is located in one byte (±1) of immediate data in the object code for the instruction.

IMM2 — Immediate (2-byte). The 16-bit operand is located in two bytes (i2 i1) of immediate data in the object code for the instruction.

IMM3 — Immediate (3-byte). The 24-bit operand is located in three bytes (i3 i2 i1) of immediate data in the object code for the instruction.

IMM4 — Immediate (4-byte). The 32-bit operand is located in four bytes (i4 i3 i2 i1) of immediate data in the object code for the instruction.

INH — Inherent. All operands are implied in the instruction mnemonic (and any dot suffix such as .B or .Di).

OPR or OP — Common operand addressing (xb) with no extension bytes. Expands to IMMe4, REG, [REG], IDX, ++IDX, REG,IDX, or [REG,IDX] addressing modes. See Operand Addressing Summary explanation.

OPR1 or — Common operand addressing (xb) w/ one extension byte (x1). Expands to IDX1, [IDX1], or EXT1 addressing OP1 modes. See Operand Addressing Summary explanation.

OPR2 or — Common operand addressing (xb) w/ two extension bytes (x2 x1). Expands to IDX2,REG or EXT2 OP2 addressing modes. See Operand Addressing Summary explanation.

OPR3 or — Common operand addressing (xb) w/ three extension bytes (x3 x2 x1). Expands to IDX3, [IDX3], OP3 IDX3,REG, EXT3, or [EXT3] addressing modes. See Operand Addressing Summary explanation.

REG or RG — Register inherent. The operand(s) are in CPU data registers Di.

Short relative branch offset. The rb postbyte includes a mode indicator (7-bit mode) and 7 bits of offset. This
allows a branch distance of –64 to +63 locations from the current PC location.

Long relative branch offset. The rb postbyte includes a mode indicator (15-bit mode) and the high-order 7 bits of the 15-bit offset. The low-order 8 bits of the 15-bit offset are included in one extension byte r1. This allows a branch distance of –16K to +16K from the current PC location.



#### 1.3.7 Machine coding notation

Each pair of characters in the machine coding column represent one byte of object code.

12 3A CF	<ul> <li>Literal hexadecimal values are expressed as a pair of characters including any combination of the numbers 0-9 and uppercase A-F.</li> </ul>
5p	<ul> <li>One hexadecimal digit followed by lowercase p indicates 2 or more opcodes corresponding to 2 or more registers of the same size or .B/.W/.P/.L variations. Refer to the opcode map to find specific opcodes.</li> </ul>
6n	<ul> <li>One hexadecimal digit followed by lowercase n indicates a range of 8 opcodes corresponding to the 8 registers. D2=0, D3=1, D4=2, D5=3, D0=4, D1=5, D6=6, D7=7.</li> </ul>
6q	<ul> <li>One hexadecimal digit followed by lowercase q indicates a range of 8 opcodes corresponding to the 8 registers. D2=8, D3=9, D4=A, D5=B, D0=C, D1=D, D6=E, D7=F.</li> </ul>
a3 a2 a1	<ul> <li>Lowercase a followed by 1, 2, or 3 in this sequence indicates a 3-byte 24-bit address. Used only with EXT3 versions of load, store, jump, and JSR.</li> </ul>
bb	<ul> <li>Postbyte bb for bit field extract and insert instructions BFEXT and BFINS. See tables and explanation for coding of this postbyte.</li> </ul>
bm	<ul> <li>Postbyte bm for bit manipulation instructions BCLR, BSET, BTGL, BRCLR, and BRSET. See tables and explanation for coding of this postbyte.</li> </ul>
eb	<ul> <li>Postbyte eb for exchange and sign-extend instructions EXG and SEX. See tables and explanation for coding of this postbyte.</li> </ul>
i4 i3 i2 i1	— Extension bytes for immediate addressing. These bytes form an 8-, 16-, 24-, or 32-bit immediate value.
lb	<ul> <li>Postbyte 1b for loop instructions DBcc and TBcc. See tables and explanation for coding of this postbyte.</li> </ul>
mb	<ul> <li>Postbyte mb for math instructions DIVS, DIVU, MACS, MACU, MODS, MODU, MULS, and MULU. See tables and explanation for coding of this postbyte.</li> </ul>
ор	<ul> <li>Used only for LD X and LD Y where 2 bits of an 18-bit immediate value are encoded in the opcode so 4 opcodes are used for each of these two instructions.</li> </ul>
r1	<ul> <li>Low order 8 bits of a 15-bit signed relative offset.</li> </ul>
rb	— Postbyte rb for relative branch instructions. If the MSB is 0, the 7-bit signed relative offset is in rb[6:0]. If the MSB is 1, the 15-bit offset is in rb[6:0]:r1[7:0].
sb	<ul> <li>Postbyte sb for shift and rotate instructions ASL, ASR, LSL, LSR, ROL, and ROR. See tables and explanation for coding of this postbyte.</li> </ul>
tb	<ul> <li>Postbyte tb for transfer and zero-extend instructions TFR and ZEX. See tables and explanation for coding of this postbyte.</li> </ul>
x3 x2 x1	— Extension bytes following the $xb$ postbyte. There are 0, 1, 2, or 3 8-bit extension bytes after each $xb$ postbyte.
xb	<ul> <li>Postbyte xb for general operand (OPR) addressing. This code selects 1 of 16 more detailed addressing modes to identify operands. See tables and explanation for coding of this postbyte.</li> </ul>

# 1.3.8 CCR activity notation

- Bit not affected
- 0 Bit forced to 0
- 1 Bit forced to 1
- $\Delta \quad \ \ \, \ \, \mbox{Bit set or cleared according to results of the operation}$
- → Bit may change from 1 to 0 or remain unchanged as a result of the operation.
- ↑ Bit may change from 0 to 1 or remain unchanged as a result of the operation
- c Bit may be changed if the destination register in an EXG or TFR instruction is CCL, CCW, or CCR.
- s Bit can only be changed if CPU is in supervisor state
- v Bit will be set or remain unchanged depending on the source of the related interrupt



#### 1.3.9 Definitions

**Logic level 1** is the voltage that corresponds to the true (1) state.

**Logic level 0** is the voltage that corresponds to the false (0) state.

**Set** refers specifically to establishing logic level 1 on a bit or bits.

**Cleared** refers specifically to establishing logic level 0 on a bit or bits.

**Asserted** means that a signal is in active logic state. An active low signal changes from logic level 1 to logic level 0 when asserted, and an active high signal changes from logic level 0 to logic level 1.

**Negated** means that an asserted signal changes logic state. An active low signal changes from logic level 0 to logic level 1 when negated, and an active high signal changes from logic level 1 to logic level 0.

**ADDR** is the mnemonic for address bus.

**DATA** is the mnemonic for data bus.

**LSB** means least significant bit or bits.

**MSB** means most significant bit or bits.

LSW means least significant word or words.

MSW means most significant word or words.

**A range of bit locations** is referred to by mnemonic and the numbers that define the range. For example, DATA[15:8] form the high byte of the data bus.



# **Chapter 2 Overview**

# 2.1 Introduction

This section describes the S12Z CPU programmer's model, register set, data types used, and basic memory organization.



# 2.2 Programmer's Model and CPU Registers

Figure 2-1 shows the S12Z CPU registers. CPU registers are not part of the memory map.




Figure 2-1. CPU Registers

### 2.2.1 General Purpose Data Registers (D<sub>i</sub>)

The linear S12Z CPU includes 8 general purpose data registers. D0 and D1 are 8 bits, D2–D5 are 16 bits, and D6 and D7 are 32 bits. Normally, instructions that use these general purpose registers allow the programmer to specify any of the 8 data registers. The most common use for these general purpose data registers is to hold operands or results for instructions.



There are load effective address instructions for D6 and D7, and indexed addressing sub modes that allow an 18-bit or 24-bit constant offset from a data register D<sub>i</sub>. This helps in programming situations where more than two index/pointer registers are needed.

Bit-field instructions use a 5-bit value to specify the width of the field to operate on and a 5-bit value to specify the offset (starting bit number) of the field to be operated on. There are variations of these instructions that allow these two 5-bit values to be supplied in one of the four 16-bit data registers D2~D5.

### 2.2.2 Index Registers (X, Y)

These two 24-bit registers are used as pointers into memory and as index registers for the indexed addressing modes. These registers have the same number of bits as the address bus so they can point to any memory location in the entire 16-megabyte 24-bit address space. Many of the instructions in the S12Z CPU support the 24-bit "pointer" size using a .P suffix as in CLR.P or MOV.P.

#### 2.2.3 Stack Pointer (SP)

This 24-bit address pointer register points at the most-recently-used location on the automatic last-in-first-out (LIFO) stack. The stack may be located anywhere in the 16-megabyte address space that has RAM, and can be any size up to the amount of available RAM. The stack is used to automatically save the return address for subroutine calls, the return address and CPU registers during interrupts, and for local variables. LEA S instructions allow simple arithmetic to be performed directly on the stack pointer value to allocate or deallocate space for local variables on the stack.

The stack pointer is not affected by reset so a program must initialize SP before any interrupts or function (subroutine) calls. During program execution, SP points at the most-recently-used location on the stack. When responding to an interrupt or stacking the return address for a function call, SP is decremented so it points at the next free location on the stack before storing the first piece of information on the stack. You would typically initialize SP to point one location above the top of the RAM area for the stack to compensate for this pre-decrement behavior.

# 2.2.4 Program Counter (PC)

The program counter is a 24-bit register that contains the address of the next byte of object code to be processed. The actual memory read that fetched this byte into the instruction queue of the CPU occurs a few bus cycles before it is executed.

During normal program execution, the program counter automatically increments to the next sequential memory location after each instruction is executed. Jump, branch, interrupt, and return operations load the program counter with an address other than that of the next sequential location. This is called a change-of-flow or COF.

For instructions that use PC-relative indexed addressing, The value that is used for the PC is the address of the first byte of object code for the current instruction.

During reset, the program counter is loaded with the contents of the reset vector that is located at 0xFFFFFD through 0xFFFFFF. The vector stored there is the address of the first instruction that will be executed after exiting the reset state.

Freescale Semiconductor 21



### 2.2.5 Condition Code Register (CCR)

The condition code register includes four ALU status bits (N, Z, V, C), Interrupt controls, and a user/supervisor state control bit. This register can be accessed as a 16-bit register (CCR or CCW), or you can access the high-order and low-order 8-bit bytes separately as CCH and CCL. The ALU status bits are all located in the low-order half (CCL) of the CCR.




Figure 2-2. Condition Code Register

In some architectures, only a few instructions affect condition codes, so that multiple instructions must be executed in order to load and test a variable. Since most CPU S12Z instructions automatically update condition codes, it is rarely necessary to execute an extra instruction for this purpose. The challenge in using the S12Z lies in finding instructions that do not alter the condition codes. The most important of these instructions are LEA, moves, pushes, pulls, transfers, and exchanges.

It is always a good idea to refer to an instruction set summary to check which condition codes are affected by a particular instruction. For example, signed branches require a valid V condition code status flag and some instructions such as LEA do not update V. So signed branches are not useful after an LEA instruction.

The following paragraphs describe normal uses of the condition codes. There are other, more specialized uses. For instance, the C status bit is used to indicate the value of a bit prior to setting it with a BSET instruction to allow implementation of semaphores. Always refer to the detailed instruction descriptions to fully understand how CCR bits are affected.

Unused bits in the CCR are reserved for future use and should be zero for any CCR write operations.

#### 2.2.5.1 U Control Bit

Setting this bit switches the CPU from Supervisor state (the default) to User state. In User state restrictions apply for the execution of several CPU instructions:

- 1. Write access to the system control bits in the Condition Code Register (U, IPL[2:0], S, X, I) is blocked. That means any attempts to change these bits are ignored. This affects the following instructions:
  - ANDCC (including the alias instruction CLI)
  - ORCC (including the alias instruction SEI)



- EXG with CCL, CCH or CCW
- TFR/ZEX/SEX with CCL, CCH or CCW as destination
- PUL CCH
- PUL CCL
- RTI
- 2. Instructions which would cause the CPU to suspend instruction execution are treated as No-Operation instructions (NOP). This affects the following instructions:
  - STOP
  - WAI

Exceptions cause the CPU to switch to Supervisor state. This means the U bit is automatically cleared when the CPU starts exception processing. Executing the RTI instruction when exiting the exception handler restores the state of the U bit from the exception stack frame.

#### 2.2.5.2 IPL[2:0]

The IPL bits allow the nesting of interrupts, blocking interrupts of a lower priority. The current IPL is automatically pushed to the stack by the standard interrupt stacking procedure. The new IPL is copied to the CCR from the Priority Level of the highest priority active interrupt request channel. The copying takes place when the interrupt vector is fetched. The IPL bits are restored from the exception stack frame by executing the RTI instruction.

#### 2.2.5.3 S Control Bit

Clearing the S bit enables the STOP instruction. Execution of a STOP instruction normally causes the on-chip oscillator to stop. This may be undesirable in some applications. If the S12Z CPU encounters a STOP instruction while the S bit is set (or while in user state) it is treated like a no-operation (NOP) instruction and continues to the next instruction. Reset sets the S bit.

#### 2.2.5.4 X Mask Bit

The XIRQ input is an updated version of the NMI input found on earlier generations of MCUs. Non-maskable interrupts are typically used to deal with major system failures, such as loss of power. However, enabling non-maskable interrupts before a system is fully powered and initialized can lead to spurious interrupts. The X bit provides a mechanism for enabling non-maskable interrupts after a system is stable.

By default, the X bit is set to 1 during reset. As long as the X bit remains set, interrupt service requests made via the XIRQ pin are not recognized. An instruction must clear the X bit to enable non-maskable interrupt service requests made via the XIRQ pin. Once the X bit has been cleared to 0, software cannot set it to 1 by writing to the CCR. The X bit is not affected by maskable interrupts.

When an XIRQ interrupt occurs after non-maskable interrupts are enabled, both the X bit and the I bit are set automatically to prevent other interrupts from being recognized during the interrupt service routine. The mask bits are set after the registers are stacked, but before the interrupt vector is fetched.

Freescale Semiconductor 23



Normally, a return-from-interrupt (RTI) instruction at the end of the interrupt service routine restores register values that were present before the interrupt occurred. Since the CCR is stacked before the X bit is set, the RTI normally clears the X bit, and thus re-enables non-maskable interrupts. While it is possible to manipulate the stacked value of X so that X is set after an RTI, there is no software method to set X (and disable XIRQ) once X has been cleared.

#### 2.2.5.5 I Mask Bit

The I bit enables and disables maskable interrupt sources. By default, the I bit is set to 1 during reset. An instruction must clear the I bit to enable maskable interrupts. While the I bit is set, maskable interrupts can become pending and are remembered, but operation continues uninterrupted until the I bit is cleared.

When an interrupt occurs after interrupts are enabled, the I bit is automatically set to prevent other maskable interrupts during the interrupt service routine. The I bit is set after the registers are stacked, but before the first instruction in the interrupt service routine is executed.

Normally, an RTI instruction at the end of the interrupt service routine restores register values that were present before the interrupt occurred. Since the CCR is stacked before the I bit is set, the RTI normally clears the I bit, and thus re-enables interrupts. Interrupts can be re-enabled by clearing the I bit within the service routine.

#### 2.2.5.6 N Status Bit

The N bit generally shows the state of the MSB of the result. An exception to this is the state of the N bit after the execution of an arithmetic-shift left (ASL) instruction (please refer to ASL for details). N is most commonly used in two's complement arithmetic, where the MSB of a negative number is 1 and the MSB of a positive number is 0, but it has other uses. For instance, if the MSB of a register or memory location is used as a status flag, the user can test status by simply loading a register or memory variable.

#### 2.2.5.7 Z Status Bit

The Z bit is set when all the bits of the result are 0s. Compare instructions perform an internal implied subtraction, and the condition codes, including Z, reflect the results of that subtraction.

#### 2.2.5.8 V Status Bit

The V bit is set when two's complement overflow occurs as a result of an operation. Two's complement overflow occurs only when the original value has its MSB set and all other bits clear (the most negative value possible for the size, i.e. 0x80, 0x8000, or 0x80000000), two's complement overflow occurs because it is not possible to express a positive two's complement value with the same magnitude.

#### 2.2.5.9 C Status Bit

The C bit is set when a carry occurs during addition or a borrow occurs during subtraction. The C bit also acts as an error flag for multiply and divide operations. Shift and rotate instructions operate through the C bit to facilitate multiple-word shifts.



The C status bit is used to indicate the value of a bit prior to setting it with a BSET instruction to allow implementation of semaphores.

# 2.3 Data Types

The S12Z CPU uses these types of data:

- Bits
- 4-bit unsigned integers (only used for index offsets)
- 8-bit signed and unsigned integers
- 9-bit signed integers (only used for index offsets)
- 16-bit signed and unsigned integers
- 24-bit pointers
- 24-bit effective addresses (formed during address computations)
- 32-bit signed and unsigned integers

Negative integers are represented in two's complement form.

## 2.4 Memory Operand Sizes

In the linear S12Z, memory operands may be 8-bit bytes, 16-bit words, 24-bit pointers (normally associated with a 24-bit index register), or 32-bit long-words. There are bit-sized operations and bit-field operations on fields of 1-32 bits, but memory contents are always accessed 1, 2, 3, or 4 bytes at a time. Some instructions use operands that are partially or completely encoded into instructions and instruction postbytes and these operands may be other sizes (for example a 5-bit field width or shift count).

The CPU accesses memory information by the 24-bit address of the most significant byte of an operand without regard to alignment and a memory controller takes care of reading or writing the appropriate information. If necessary the CPU as well as the memory controller may access misaligned operands in multiple bus cycles.

Like earlier HC11 and HC12 CPUs, the S12Z makes no distinction between program memory and data memory. There is a single linearly addressed 16-megabyte address space and there are no separate instructions to access operands differently in program space than in RAM memory spaces. However, the linear S12Z CPU accesses program information and data information through separate memory busses and controllers. If the program is in a different memory than the data, it is possible for the CPU to access data operands at the same time as program code is loaded into the instruction queue. Otherwise these accesses are serialized by the memory-controller.

## 2.5 CPU Register Operands

CPU register operands include the eight data registers (D<sub>i</sub>), the 24-bit X and Y index registers, the 24-bit stack pointer (SP), the 24-bit program counter (PC) and the condition codes register (CCR). D0 and D1 are 8 bits, D2 — D5 are 16 bits, and D6 and D7 are 32 bits. The CCR is 16 bits but the most frequently used status bits from the arithmetic logic unit (ALU) are accessible in the 8-bit CCL register which is the low order 8 bits of the 16-bit CCR. Transfer and exchange instructions can operate on the low half (CCL),



the high half (CCH), or the whole 16-bit CCR (CCW). CPU registers are hard-wired in the CPU and are not part of the 16-megabyte memory map.

# 2.6 Memory Organization

The S12Z CPU has a contiguous 16-megabyte address space.

Eight-bit values can be stored at any odd or even byte address in available memory.

Sixteen-bit values are stored in memory as two consecutive bytes; the high byte occupies the lowest address, but need not be aligned to an even boundary.

Twenty-four-bit values are stored in memory as three consecutive bytes; the high byte occupies the lowest address, but need not be aligned to an even boundary.

Thirty-two-bit values are stored in memory as four consecutive bytes; the high byte occupies the lowest address, but need not be aligned to an even boundary.

All input/output (I/O) and all on-chip peripherals are memory-mapped in the 16-megabyte address space. No special instruction syntax is required to access these addresses. On-chip registers and memory typically are grouped in blocks which can be relocated within the standard 16-megabyte address space. Refer to device documentation for specific information.

Although variables and I/O registers can be located anywhere in the 16-megabyte address space, there are extended addressing modes that are more efficient for the first 16 kilobyte and the first 256 kilobyte. The 14-bit extended addressing mode makes it more code-size efficient to locate control, status, and I/O registers in the first 16 kilobyte of memory space. The 18-bit extended addressing mode makes it more code-size efficient to locate program variables (RAM) in the first 256 kilobyte of memory space.

Reset and interrupt vectors are located at the highest locations in the 16-megabyte address space so MCU flash memory normally begins at the top of memory space and grows toward lower addresses.



# **Chapter 3 Addressing Modes**

#### 3.1 Introduction

Addressing modes determine how the central processing unit (CPU) accesses memory locations or registers to be used as operands in instructions.

# 3.2 Summary of Addressing Modes

The addressing modes and their variations are listed here:

- **INH** Inherent
- **REG** Register or Register as Operand The operand is one of the eight CPU data registers (D<sub>i</sub>). Register-as-Operand is a submode of general OPR addressing.
- IMM Immediate An instruction parameter or an operand is included as immediate data in the object code of the current instruction. Short Immediate (IMMe4) is a submode of general OPR addressing.
- **REL** Relative addressing for branches allows 7-bit or 15-bit signed offsets
- **EXT** Extended A 14-, 18-, or 24-bit address of an operand is provided in the instruction. Submodes of OPR addressing but LD, ST, JMP, and JSR have more efficient dedicated opcodes.
- Indexed submodes of general OPR addressing:
  - IDX u4 Short Constant Offset Indexed submode of general OPR addressing
  - IDX1 s9 Constant Offset Indexed submode of general OPR addressing
  - IDX3 24b Constant Offset Indexed submode of general OPR addressing
  - REG,IDX Register Offset Indexed submode of general OPR addressing
  - ++IDX Pre/post increment/decrement Indexed submode of general OPR addressing X, Y, or SP is used to access an operand either before or after it is incremented or decremented. The increment/decrement value is determined by the size of the operand that is being accessed.
  - IDX2,REG u18 Offset from D<sub>i</sub> Indexed submode of general OPR addressing A CPU data register (D<sub>i</sub>) is used as an index register in this indexed addressing mode variation.
  - IDX3,REG 24b Offset from D<sub>i</sub> Indexed submode of general OPR addressing A CPU data registers (D<sub>i</sub>) is used as an index register in this indexed addressing mode variation.
- Indexed Indirect submodes of general OPR addressing:
  - [REG,IDX] Register Offset Indexed Indirect submode of general OPR addressing
  - [IDX1] s9 Constant Offset Indexed Indirect submode of general OPR addressing
  - [IDX3] 24b Constant Offset Indexed Indirect submode of general OPR addressing



• **[EXT3]** — 24-bit Address Indirect submode of general OPR addressing. This allows a 24-bit pointer to an operand to be located anywhere in the 16-megabyte memory space.

In the detailed descriptions of the addressing modes below, 16 addressing mode variations are identified with an asterisk\* to indicate that these addressing modes are specified in the general operand (OPR) addressing mode postbyte (xb). All instruction opcodes that support OPR addressing have access to these same 16 addressing mode variations.

### 3.3 Inherent Addressing Mode (INH)

Operands (if any) are in CPU registers so no memory accesses are needed.

# 3.4 Register Addressing Mode (REG, REG\*)

The operand is one of the eight CPU data registers (D<sub>i</sub>) so no memory access is needed. The register number 0–7 is encoded in the opcode or an instruction postbyte. 'Register as Operand' is a submode of general OPR addressing.

# 3.5 Immediate Addressing Modes (IMM, IMM1, IMM2, IMM3, IMM4)

An instruction parameter or a one-, two-, three-, or four-byte operand is included as immediate data in the object code of the current instruction.

### 3.5.1 Short Immediate Addressing mode (IMMe4\*)

A 4-bit immediate operand is encoded in the xb postbyte to provide a very efficient way to initialize registers or variables with the common values -1, 1, 2, 3,...13, 14, or 15 (automatically sign-extended to the required size).

For some variations of shift instructions, OPR addressing is used to specify the number of shift positions. In these cases, all OPR addressing sub-modes except short immediate and register-as-operand are available to specify a byte-sized memory operand. In these cases the short immediate sub-mode is used to supply the high-order four bits of a 5-bit immediate value n=0 to 31, and the least significant bit of the 5-bit immediate value is coded in the sb postbyte for the shift instruction.

### 3.6 Relative Addressing Modes (REL, REL1)

A 7-bit twos complement relative offset is included in the instruction postbyte or a 15-bit twos complement relative offset is included in the postbyte and one additional extension byte in the object code for the instruction. The relative offset is computed by adding the signed offset to the address of the first byte of object code for the current instruction.

# 3.7 Extended Addressing Modes (EXT1\*, EXT2\*, EXT3\*, EXT24)

A 14-bit, 18-bit, or 24-bit address of the operand is provided in the instruction. In the case of 14-bit EXT1 and 18-bit EXT2 addressing modes, the supplied address is zero-extended to 24-bits to form the address of the operand.

28 Freescale Semiconductor



EXT1 uses 6 bits in the xb postbyte plus one extension byte to specify the 14-bit extended address. EXT2 uses 2 bits in the xb postbyte plus 2 extension bytes to specify the 18-bit extended address. EXT3 and EXT24 use 3 bytes to specify a 24-bit address, but EXT3 is a sub-mode of general OPR addressing so it requires the xb postbyte in addition to the 24-bit address. EXT24 is more efficient (one less byte of object code) than EXT3 but only load, store, JMP, and JSR instructions offer EXT24 addressing mode because they are the most frequently used instructions that need to access operands anywhere in the 16-megabyte address space.

## 3.8 Indexed Addressing Modes

These indexed addressing modes use an index register as a base address and add a constant or register offset to form the effective address of the operand. The index register is usually X, Y, SP, or PC, but in a few modes a CPU data register D<sub>i</sub> can be used as the index base address.

These addressing modes use a postbyte (xb) and zero, one, two, or three additional extension bytes in the object code. IDX implies zero extension bytes (everything the instruction needs is included in the postbyte or internal CPU registers). IDX1, IDX2, and IDX3 imply 1, 2, or 3 additional extension bytes are needed, respectively.

#### 3.8.1 4-Bit Short Constant Offset from X, Y, or SP (IDX\*)

A 4-bit unsigned constant (0-15) is added to X, Y, or SP to form the effective address of the operand. This addressing mode is very compact and efficient and handles the most common indexed addressing offsets. Larger offsets are supported with other indexed addressing mode variations which use additional extension bytes to specify the larger offsets.

## 3.8.2 9-Bit Constant Offset from X, Y, SP or PC (IDX1\*)

A 9-bit signed constant (-256 to +255) is added to X, Y, SP or PC to form the effective address of the operand. This indexed addressing sub-mode uses the xb postbyte plus one extension byte. The ninth (sign) bit is encoded in the xb postbyte and the low-order 8 bits of the 9-bit offset are supplied in the extension byte.

### 3.8.3 24-Bit Constant Offset from X, Y, SP or PC (IDX3\*)

A 24-bit constant is added to X, Y, SP or PC to form the effective address of the operand. The 24-bit offset is supplied in three extension bytes after the xb postbyte. Because the address bus is also 24 bits, you can think of the 24-bit offset as a signed or unsigned value in the range -8M to +16M.

# 3.8.4 Register Offset Indexed from X, Y, or SP (REG,IDX\*)

A CPU data registers D<sub>i</sub> is added to X, Y, or SP to form the effective address of the operand. This indexed addressing sub-mode allows a program-controlled offset which can change during execution of the program. For registers D0, D1, D6, and D7 the register is treated as an unsigned value. For D2~D5 the register is treated as a signed value.



#### 3.8.5 Automatic Pre/Post Increment/Decrement from X, Y, or SP (++IDX\*)

X, Y, or SP is used to access an operand either before or after it is incremented or decremented. The increment/decrement value is determined by the size of the operand that is being accessed. When SP is used as the index register, only pre-decrement (as in a PUSH) and post-increment (as in a PULL) variations are allowed. When X or Y is used as the index register, all four variations (pre-decrement, pre-increment, post-decrement, and post increment) are supported.

In cases where an instruction has more than one operand that uses indexed addressing, any auto-increment or decrement is done during processing of the current operand. For example, for the instruction...

$$MOV.W$$
 (X+), (D2,X)

The CPU would first read the 16-bit memory value pointed to by index register X, then increment X (by 2 because the operand that was read was two bytes), then store the value at the address that is formed by adding D2 to index register X (the new incremented value in X, not the value X had when the instruction started).

### 3.8.6 18-Bit Constant Offset from D<sub>i</sub> (IDX2,REG\*)

An 18-bit unsigned constant is added to a CPU registers D<sub>i</sub> to form the effective address of the operand. For registers D0, D1, D6, and D7 the register is treated as an unsigned value. For D2~D5 the register is treated as a signed value.

### 3.8.7 24-Bit Constant Offset from D<sub>i</sub> (IDX3,REG\*)

A 24-bit constant is added to a CPU registers D<sub>i</sub> to form the effective address of the operand. For registers D0, D1, D6, and D7 the register is treated as an unsigned value. For D2~D5 the register is treated as a signed value.

# 3.9 Indexed Indirect Addressing Modes

These addressing modes use an indexed addressing mode to form the effective address of a pointer to the operand rather than using the indexed addressing mode to get the effective address of the operand itself. In all cases, the intermediate pointer that is fetched from the effective address is 24 bits and this 24-bit address is used to fetch the operand. The size of the operand (1, 2, 3, or 4 bytes) that this pointer points to, depends on the instruction.

### 3.9.1 Register Offset Indexed Indirect from X or Y ([REG,IDX]\*)

A CPU data registers  $D_i$  is added to X or Y to form the effective address of the pointer to the operand. For registers D0, D1, D6, and D7 the register is treated as an unsigned value. For D2~D5 the register is treated as a signed value.

# 3.9.2 9-Bit Constant Offset Indexed Indirect from X, Y, SP or PC ([IDX1]\*)

A 9-bit signed constant (-256 to +255) is added to X, Y, SP or PC to form the effective address of the pointer to the operand.

Linear S12 Core Reference Manual, Rev. 1.01



#### 3.9.3 24-Bit Constant Offset Indexed Indirect from X, Y, SP or PC ([IDX3]\*)

A 24-bit constant is added to X, Y, SP or PC to form the effective address of the pointer to the operand.

### 3.10 Address Indirect Addressing Mode ([EXT3]\*)

This addressing mode uses a 24-bit constant to point to a pointer which is then used to access the operand. This allows a 24-bit pointer to an operand to be located anywhere in the 16-megabyte memory space. The 24-bit constant address that points to the pointer to the operand is supplied as three extension bytes after the xb postbyte in the object code of the instruction.

#### 3.11 Effective Address

An effective address is the address that is (or would be) used to access memory during the execution of an instruction. Inherent and register addressing modes do not access memory so they do not generate effective addresses. Indirect addressing modes generate an effective address to access an intermediate pointer from memory and then use this pointer as the address which is used to access the instruction operand.

Load Effective Address (LEA) instructions load the effective address rather than the operand that is located at that address. Most of these instructions use the general OPR addressing modes. The short-immediate sub-mode and the register-as-operand sub-mode do not generate an effective address so it is not appropriate to use these sub-modes with an LEA instruction.

For the four indirect OPR sub-modes, the address that is loaded for an LEA instruction is the 24-bit address that would have been used to access the intermediate pointer to the operand in a normal load instruction using the same addressing mode. For the other ten OPR sub-modes, the address that is loaded for an LEA instruction is the 24-bit address that would have been used to access the operand in a normal load instruction using the same addressing mode.

In the special case of an LEA instruction with an auto pre/post increment/decrement indexed addressing mode, LEA loads the effective address that would have been used to access the operand for a load instruction using the same addressing mode. Pre increment/decrement modifies the index register before the operand would be accessed so these modification still apply for the LEA instructions. If the post increment/decrement applies to the same index register that is loaded with the LEA instruction, the post modification is ignored. If the post modification applies to a different index register than the index register that is loaded by the LEA instruction, then the post modification will be performed as expected.

# 3.12 Memory Operand Sizes

In the linear S12Z CPU, memory operands may be 8-bit bytes, 16-bit words, 24-bit pointers (normally associated with a 24-bit index register), or 32-bit long-words. There are bit-sized operations and bit-field operations on fields of 1-32 bits, but memory contents are always accessed 1, 2, 3, or 4 bytes at a time. Some instructions use operands that are partially or completely encoded into instructions and instruction postbytes and these operands may be other sizes (for example a 5-bit field width or shift count).

The CPU accesses memory information by the 24-bit address of the most significant byte of an operand without regard to alignment and a memory controller takes care of reading or writing the appropriate information. If necessary the memory controller may access misaligned operands in multiple bus cycles.

Like earlier HC11 and HC12 CPUs, the S12Z CPU makes no distinction between program memory and data memory. There is a single linearly addressed 16-megabyte address space and there are no separate instructions to access operands differently in program space than in RAM memory spaces. However, the linear S12Z CPU accesses program information and data information through separate memory busses and controllers. If the program is in a different memory than the data, it is possible for the CPU to access data operands at the same time as program code.

#### 3.13 **CPU Register Operands**

CPU register operands include the eight data registers (D<sub>i</sub>), the 24-bit X and Y index registers, the 24-bit stack pointer (SP), the 24-bit program counter (PC) and the condition codes register (CCR). D0 and D1 are 8 bits, D2–D5 are 16 bits, and D6 and D7 are 32 bits. The CCR is 16 bits but the most frequently used status bits from the arithmetic logic unit (ALU) are accessible in the 8-bit CCL register which is the low order 8 bits of the 16-bit CCR. Transfer and exchange instructions can operate on the low half (CCL), the high half (CCH), or the whole 16-bit CCR (CCW). CPU registers are hard-wired in the CPU and are not part of the 16-megabyte memory map.

#### **Instructions Using Multiple Addressing Modes** 3.14

Several S12Z CPU instructions have multiple operands or operands and parameters that use separate addressing modes to access each operand or parameter.

#### 3.14.1 **Shift Instructions**

The shift instructions use one addressing mode to specify the register or memory location to be shifted and a separate addressing mode to specify the number of positions to shift the operand. These instructions have an opcode and one of two postbytes. If OPR addressing is specified to address the operand they also have an xb postbyte and 0 to 3 extension bytes to address the operand. The operand can use REG or OPR addressing mode and the parameter that specifies the number of positions to shift can be a 5-bit immediate value in the postbyte or a 5-bit value in a CPU data register D<sub>i</sub>.

#### 3.14.2 **Bit Manipulation Instructions**

The bit set and bit clear (BSET and BCLR) instructions use the same postbytes and addressing mode options as the shift instructions. The operand can be a register or a memory location accessed by the OPR addressing modes. The bit number to be modified is specified in a 5-bit immediate value in the postbyte, or a 5-bit value in a CPU data register. These instructions require 2 to 6 bytes of machine code.

The BRSET and BRCLR instructions have the same addressing mode options as BSET and BCLR, but they use a third addressing mode to specify an R7 or an R15 relative offset. R7 relative address mode allows a branch range of -64 to +63 from the address of the first byte of object code for the current

Linear S12 Core Reference Manual, Rev. 1.01 32 Freescale Semiconductor



instruction. R15 relative address mode allows a branch range of -16,384 to +16,383 from the address of the first byte of object code for the current instruction.

#### 3.14.3 Looping (DBcc, TBcc) Instructions

The decrement-and-branch and the test-and-branch instructions use one addressing mode to specify the operand and a second addressing mode for the relative branch. These instructions can use any of the eight CPU data registers D<sub>i</sub>, the index registers X or Y, or a memory operand using the OPR addressing modes as the operand that is decremented or tested. The memory operand can be 8, 16, 24, or 32 bits (.B, .W, .P, or .L). They use 7-bit relative offset for -64 to +63 short branches or 15-bit relative for -16,384 to +16,383 long branches.

#### 3.14.4 Math (MUL, MAC, DIV, and MOD) Instructions

All of these instructions perform a mathematical operation using two operands and store the result to one of the eight CPU Data registers. The result register is specified using a 3-bit field in the opcode. The first operand can be any of the eight CPU Data registers or an 8, 16, 24, or 32-bit memory operand using the OPR addressing modes. The second operand can be an 8, 16, or 32-bit immediate value or an 8, 16, 24, or 32-bit memory operand using the OPR addressing modes. The second operand can also be a CPU data register using the register-as-memory sub-mode of the OPR addressing modes.

#### 3.14.5 **Move Instructions**

There are separate move instructions for 8-bit, 16-bit, 24-bit, and 32-bit operands. Each move instruction uses immediate address mode or OPR address modes for the source operand and OPR addressing modes for the destination operand.

Linear S12 Core Reference Manual, Rev. 1.01 Freescale Semiconductor 33





# Chapter 4 Instruction Queue

#### 4.1 Introduction

The S12Z CPU uses an instruction queue to increase execution speed. This section describes queue operation during normal program execution and changes in execution flow. These concepts augment the descriptions of instructions and instruction execution in subsequent sections, but it is important to note that queue operation is automatic, and generally transparent to the user.

The material in this section is general. Chapter 8, "Instruction Execution Timing" contains information concerning cycle-by-cycle execution of each instruction.

### 4.2 Queue Description

The fetching mechanism used in the S12Z CPU is best described as a queue rather than as a pipeline. Queue logic fetches program information and positions it for execution, but instructions are executed sequentially. The S12Z CPU executes only one instruction at a time.

The queue is automatically refilled either every time the current program counter crosses a 4-byte boundary or when a change-of-flow event (for example a JMP instruction or an interrupt) occurs. Program fetches are done automatically in the background and are largely independent of instruction execution (except for change-of-flow events). Program information is fetched in memory-aligned 4-byte words.

The S12Z CPU instruction queue implementation features stage bypass logic. This is used to load the last queue stages first, so that instruction execution can continue as soon as possible after the queue was emptied.

### 4.2.1 S12Z CPU Instruction Queue Implementation

The instruction queue is implemented as a FIFO.

There are three 4-byte stages in the instruction queue.

Instruction execution can continue as soon as at least 4 bytes of valid program code is available in the queue.

# 4.2.2 S12Z CPU Operation Dispatcher

The output of the instruction queue is fed into the S12Z CPU operation dispatcher module. This module decides what operation is executed next while taking any pending breakpoints and exceptions into account. Figure 4-1 illustrates the operation dispatcher's function.




Figure 4-1. S12Z CPU Operation Dispatcher

## 4.2.3 Changes in Execution Flow

During normal instruction execution, queue operations proceed as a continuous sequence of queue movement cycles. However, situations arise which call for changes in flow. These changes are categorized as resets, exceptions, subroutine calls, conditional branches, and jumps. Any such change causes the instruction queue to be reset.

Instruction execution after a change-of-flow event continues as soon as there are at least 4 bytes of new program code available in the instruction queue. This takes at least one (or two) bus-cycles, depending on the alignment of the new program counter value (for details please refer to Table 4-1).

Table 4-1. Effect of PC alignment on Execution Latency following a Change-of-Flow Event

PC[1:0]	Minimum amount of bus-cycles required after Change-of-Flow
0	1
1	2
2	2
3	2

Linear S12 Core Reference Manual, Rev. 1.01



#### NOTE

The numbers in Table 4-1 only represent the <u>minimum</u> amount of bus-cycles required to fetch 4 bytes of new program-code after a change-of-flow event.

### 4.2.3.1 Exceptions

Exceptions are events that require processing outside the normal flow of instruction execution. S12Z CPU Exceptions include six types of exceptions:

- Reset
- Unimplemented opcode traps
- Software interrupt instructions
- Machine exception
- X-bit interrupts
- I-bit interrupts

S12Z CPU exception handling is designed to minimize the effect of queue operation on context switching. Thus, an exception vector fetch is the first part of exception processing, and fetches to refill the queue from the address pointed to by the vector are done in parallel with the stacking operations that preserve context, so that program access time does not delay the switch. Refer to Chapter 7, "Exceptions" for detailed information.

#### 4.2.3.2 Subroutines

The S12Z CPU can branch to (BSR) or jump to (JSR) subroutines.

BSR uses relative addressing mode to generate the effective address of the subroutine, while JSR can use various other addressing modes. Both instructions calculate a return address, stack the address, then perform a queue-flush operation to refill the instruction queue.

Subroutines are terminated with a return-from-subroutine (RTS) instruction. RTS unstacks the return address, then performs a queue-reset operation to refill the instruction queue.


#### 4.2.4 Branches

Branch instructions cause execution flow to change when specific pre-conditions exist. The S12Z CPU instruction set includes:

- Conditional branches
- Bit-condition branches

Types and conditions of branch instructions are described in Section 5.5.1, "Branch Instructions". All branch instructions affect the queue similarly, but there are differences in overall cycle counts between the various types. Loop primitive instructions are a special type of branch instruction used to implement counter-based loops.

Branch instructions have two execution cases:



- The branch condition is satisfied, and a change of flow takes place.
- The branch condition is not satisfied, and no change of flow occurs.

### 4.2.4.1 Conditional Branches

The "not-taken" case for short branches is simple. Since the instruction consists of two or three bytes containing both an opcode and a 7- or 15-bit offset, the queue advances and execution continues with the next instruction.

The "taken" case for branches requires the queue to be reset to cause a refill so that execution can continue at a new address.

#### 4.2.4.2 Bit Condition Branches

Bit condition branch instructions read a location in memory, and branch if a specific bit in that location is in a certain state. If the branch is taken, the S12Z CPU performs a queue-reset operation to refill the instruction queue with program information from the new address.

### 4.2.4.3 Loop Primitives

The loop primitive instructions test a counter value in a register or accumulator and branch to an address specified by a relative offset contained in the instruction if a specified condition is met. If the branch is taken, the S12Z CPU performs a queue-reset operation to refill the instruction queue with program information from the new address.

### **4.2.5** Jumps

Jump (JMP) is the simplest change of flow instruction. JMP performs a queue-reset operation to refill the instruction queue with program information from the new address.



# **Chapter 5 Instruction Set Overview**

### 5.1 Introduction

This section contains general information about the central processing unit (S12Z CPU) instruction set. It is organized into instruction categories grouped by function and sub-groups.

# 5.2 Instruction Set Description

The primary objectives of the S12Z CPU instruction set were to replace the paged memory model of the S12X with a new linear 24-bit address model and to optimize C code efficiency. CPU registers were changed to increase the width of the program counter, stack pointer, and index registers to 24 bits to match the width of the address bus. The two 8-bit accumulators A and B (which could be used together as the 16-bit D accumulator), were replaced by a larger set of eight general purpose CPU data registers. D0 and D1 are 8 bits, D2, D3, D4, and D5 are 16 bits, and D6 and D7 are 32 bits. This greatly reduces the need to save values and intermediate results on the stack or in RAM variables.

As in previous generations of CPU12, the S12Z CPU has variable-length instructions ranging from a single byte to several bytes. The longest instructions in the CPU12 were moves with two extended addressing mode operand addresses. Moves could have indexed addressing mode operands, but only indexed modes that did not require additional extension bytes. The S12Z CPU allows complete flexibility in specifying the addresses for move instructions.

The CPU12 used postbytes for indexed addressing, transfer/exchange, and looping primitive instructions. The S12Z CPU instruction set has expanded the use of postbytes to improve code-size efficiency. The indexed postbyte was re-worked into a general operand (OPR) addressing system. This new addressing mode postbyte includes indexed addressing modes like the CPU12 plus extended addressing modes, a quick-immediate mode, and register-as-memory addressing mode.

In addition to this general OPR addressing postbyte, the S12Z CPU instruction set uses postbytes for transfer/exchange, looping primitives, math (MUL, DIV, MAC, and MOD), relative addressing, shifts, bit-field instructions, and push/pull.

In the S12Z CPU architecture, all memory and input/output (I/O) are mapped in a common 16-megabyte address space (memory-mapped I/O). This allows the same set of instructions to be used to access memory, I/O, and control registers. General-purpose load, store, transfer, exchange, and move instructions facilitate movement of data to and from memory and peripherals.

The S12Z CPU supports operations on bits, 8-bit bytes, 16-bit words, and in some cases 24-bit pointers and 32-bit long-words. The instruction set supports both signed and unsigned math and branch operations. The S12Z CPU has added a 32-bit barrel shifter to improve the efficiency of shift operations. Efficient

bit-field operations were added to allow fields of up to 32 bits to be extracted-from or inserted-into operands.

Refer to Chapter 6, "Instruction Glossary" for detailed information about individual instructions. Appendix A, "Instruction Reference" contains quick-reference material, including an opcode map and postbyte encoding tables.

# 5.3 Instruction Set Organization

The instruction set can be divided into two major types of instructions and then each of these types can be further divided into sub groups containing closely-related instructions. The two major types are "register and memory instructions" and "program control instructions". Register and memory instructions are related to data movement or mathematical and logical operations. Program control instructions manage the structure and flow of programs. Some instructions will appear in more than one sub-group. For example the load effective address (LEA) instructions are used to load the index registers, and they can also be used to perform arithmetic operations on index registers so they will appear in the data movement sub-group and in the arithmetic sub-group.

- Register and Memory Instructions
  - Data Movement and Initialization
    - Loading Data into CPU Registers
    - Storing CPU Register Contents into Memory
    - Memory-to-Memory Moves
    - Register-to-Register Transfer and Exchange
    - Clearing Registers or Memory Locations
    - Set or Clear Bits
  - Arithmetic Operations
    - Add
    - Increment
    - Add 8-bit Signed Immediate to X, Y, or S (LEA)
    - Subtract
    - Decrement
    - Compare
    - Negate
    - Absolute Value
    - Sign-Extend and Zero-Extend
  - Multiplication and Division
    - Multiply
    - Multiply and Accumulate
    - Divide
    - Modulo



- Fractional Math Instructions
  - Fractional Multiply
  - Saturate
  - Count Leading Bits
- Logical (Boolean)
  - Logical AND
  - BIT (logical AND to set CCL but operand is left unchanged)
  - Logical OR
  - Logical Exclusive-OR
  - Invert (bit-by-bit Ones Complement)
- Shifts and Rotates
  - Arithmetic Shift signed operand left or right through Carry by 0 to 31 bit positions
  - Logical Shift unsigned binary operand left or right through Carry by 0 to 31 bit positions
  - Rotate operand left or right through Carry by one bit position
- Bit and Bit Field Manipulation
  - Set, Clear, or Toggle Bits in Memory
  - Set or Clear Bits in the CCR
  - Bit Field Extract and Insert
- Maximum and Minimum Instructions
- Summary of Index and Stack Pointer Instructions
  - Load
  - Pull
  - Restore CPU Registers after Interrupt (RTI)
  - Store
  - Push
  - Stack CPU Registers on Entry to Interrupts (SWI, SYS)
  - Load Effective Address (including signed addition)
  - Subtract and Compare
- Program Control Instructions
  - Branch
    - Branch on CCR conditions
    - Branch on bit value
    - Loop Control Branches (decrement and branch or test and branch)
  - Jump
  - Subroutine calls and returns
  - Interrupt Handling
  - Miscellaneous

- Low Power (STOP and WAI)
- No Operation (NOP)
- Go to active background debug mode (BGND)

# 5.4 Register and Memory Instructions

Register and memory instructions comprise the largest group of instructions in the instruction set. These instructions all involve CPU registers, memory locations, or both. The instructions in the data movement sub-group are used to load information into CPU registers, store information into memory, move information from one location to another, transfer or exchange data between two CPU registers, or clear registers, bits, or memory locations. Clear can be thought of as loading zero into a register, bit, or memory location.

The arithmetic sub-group includes addition, subtraction, compare, negate, and absolute value. Operations include signed and unsigned variations and there are sign-extend and zero-extend instructions to extend the width of signed and unsigned values. The multiplication and division sub-group includes signed and unsigned multiply, divide, multiply-and-accumulate (MAC), and modulo (MOD) operations.

Logical instructions include Boolean AND, OR, XOR, and invert (ones complement) operations. Arithmetic and logical shift by 0 to 31 bit positions are supported by a hardware barrel shifter. Shift and rotate instructions include the carry bit in the CCR to facilitate multi-precision shifts. Bit set, bit clear, and bit toggle instructions allow an individual bit in any memory location to be set, cleared, or toggled. There are also bit field instructions to extract a field from or insert a field into a CPU register or a memory operand. The field size and location can be specified with a width and offset in these instructions. Operands can be 8-, 16-, 24-, or 32-bit values.

Maximum and minimum instructions compare a value in a CPU data register to a value in memory and replace the register contents with the largest or smallest of these two values. There are both signed and unsigned versions of these instructions.

The last sub-group of instructions in the register and memory group is a summary of instructions related to the index registers and stack pointer. All of these instructions appear in the other sub-groups, but because the index registers and stack pointer are usually used for manipulating addresses and pointers rather than data, it is useful to see the summary of instructions that can be used with these index/pointer registers.

### 5.4.1 Data Movement and Initialization

The data movement portion of this sub-group includes loading information into registers (load, pull from stack, and load effective address), storing register contents (store, push onto stack), memory to memory move for bytes, words, pointers, and long-words, and register to register transfer and exchange. The initialization instructions include instructions to clear (load with zero) registers, bytes, words, or long-words in memory (variables), and set or clear bits in registers or memory.

Table 5-1 is a summary of the data movement instructions.



Table 5-1. Load and Store Instructions (Sheet 1 of 3)

Source Forms	Function	Operation
	Load	
LD <i>Di</i> ,#oprimmsz LD <i>Di</i> ,opr24a LD <i>Di</i> ,oprmemreg	Load D <sub>i</sub> from Memory	$(M) \Rightarrow D_i$
LD xy,#opr18i LD xy,#opr24i LD xy,opr24a LD xy,oprmemreg	Load index register X or Y from Memory	$(M:M+1:M+2) \Rightarrow X \text{ or } Y$
LD S,# <i>opr</i> 24i LD S, <i>oprmemreg</i>	Load stack pointer SP from Memory	(M:M+1:M+2) ⇒ SP
	Pull (load from stack)	
PUL oprregs1 PUL oprregs2 PUL ALL PUL ALL16b	Pull specified CPU registers from Stack mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB) mask 2 - D4, D5, D6, D7, X, Y (Y in LSB) pulls all registers in the same order as RTI	$(M(SP)\sim M(SP+n-1)) \Rightarrow regs; (SP) + n \Rightarrow SP$
	Load Effective Address	
LEA D6,oprmemreg LEA D7,oprmemreg	Load Effective Address into 32-bit D6 or D7	00:Effective Address ⇒ D6, or 00:Effective Address ⇒ D7
LEA S,oprmemreg LEA X,oprmemreg LEA Y,oprmemreg	Load Effective Address into 24-bit X, Y, or SP	
	Store	
ST Di,opr24a ST Di,oprmemreg	Store Di to Memory	$(D_i) \Rightarrow M$
ST xy,opr24a ST xy,oprmemreg	Store index register X or Y to Memory	$(X) \Rightarrow (M:M+1:M+2), \text{ or}$ $(Y) \Rightarrow (M:M+1:M+2)$
ST S,oprmemreg	Store stack pointer SP to Memory	(SP) ⇒ (M:M+1:M+2)
	Push (store to stack)	
PSH oprregs1 PSH oprregs2 PSH ALL PSH ALL16b	Push specified CPU registers onto Stack mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB) mask 2 - D4, D5, D6, D7, X, Y (Y in LSB) pushes registers in the same order as SWI	$(SP) - n \Rightarrow SP; (regs) \Rightarrow M(SP) \sim M(SP+n-1)$
М	love (memory-to-memory; byte, word, pointer	, or long-word)
MOV.B #opr8i,oprmemreg	Move Immediate to Memory MD, 8-bit operand	# ⇒ MD
MOV.B oprmemreg,oprmemreg	Move memory to memory, 8-bit operand	$(MS) \Rightarrow MD$
MOV.W #opr16i,oprmemreg	Move Immediate to Memory MD, 16-bit operand	# ⇒ MD

### Linear S12 Core Reference Manual, Rev. 1.01



## Table 5-1. Load and Store Instructions (Sheet 2 of 3)

Source Forms	Function	Operation	
MOV.W oprmemreg,oprmemreg	Move memory to memory, 16-bit operand	$(MS) \Rightarrow MD$	
MOV.P #opr24i,oprmemreg	Move Immediate to Memory MD, 24-bit operand	# ⇒ MD	
MOV.P oprmemreg,oprmemreg	Move memory to memory, 24-bit operand	$(MS) \Rightarrow MD$	
MOV.L #opr32i,oprmemreg	Move Immediate to Memory MD, 32-bit operand	# ⇒ MD	
MOV.L oprmemreg,oprmemreg	Move memory to memory, 32-bit operand	$(MS) \Rightarrow MD$	
Transfer and Exchange			
TFR cpureg,cpureg	Transfer CPU Register r1 to r2 D0~D7, X, Y, SP, CCH, CCL, or CCW if same size, direct transfer if 1st smaller than 2nd, zero-extend 1st to 2nd	(r1) ⇒ (r2)	
EXG cpureg,cpureg	Exchange contents of CPU Registers D0~D7, X, Y, SP, CCH, CCL, or CCW if same size, direct exchange if 1st smaller than 2nd, sign extend 1st to 2nd	(r1) ⇔ (r2)	



Table 5-1. Load and Store Instructions (Sheet 3 of 3)

Source Forms	Function	Operation		
	Clear (load with zero)			
CLR <i>Di</i> CLR. <i>bwpl oprmemreg</i> CLR X CLR Y	Clear data register D <sub>i</sub> , Memory, or Index Pointer	$\begin{array}{c} 0 \Rightarrow D_i, \\ 0 \Rightarrow M, \\ 0 \Rightarrow X, \text{ or } \\ 0 \Rightarrow Y \end{array}$		
	Set or Clear Bits (in memory or CC	R)		
BSET Di,#opr5i BSET.bwl oprmemreg,#opr5i BSET.bwl oprmemreg,Dn	Set Bit n in Memory or in D <sub>i</sub> C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	$(M) \mid bitn \Rightarrow M \text{ or } (D_i) \mid bitn \Rightarrow D_i$		
BCLR Di,#opr5i BCLR.bwl oprmemreg,#opr5i BCLR.bwl oprmemreg,Dn	Clear Bit n in Memory or in D <sub>i</sub> C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	(M) & ~bitn $\Rightarrow$ M or (D <sub>i</sub> ) & ~bitn $\Rightarrow$ D <sub>i</sub>		
SEC	Set Carry Bit Translates to ORCC #\$01	1 ⇒ C		
SEI	Set I Bit; (inhibit I interrupts) Translates to ORCC #\$10	1⇒I		
SEV	Set Overflow Bit Translates to ORCC #\$02	1 ⇒ V		
CLC	Clear Carry Bit Translates to ANDCC #\$FE	0 ⇒ C		
CLI	Clear I Bit; (I can only be changed in supervisor state)  Translates to ANDCC #\$EF (enables I interrupts)	0 ⇒ 1		
CLV	Clear Overflow Bit Translates to ANDCC #\$FD	0 ⇒ V		

## 5.4.1.1 Loading Data into CPU Registers

Load instructions copy memory content into a CPU register. Memory content normally is not changed by the operation. Load instructions (but not LEA\_ or PUL\_ instructions) affect condition code bits so no separate test instructions are needed to check the loaded values for negative or 0 conditions.

Pull instructions are specialized load instructions that use the stack pointer as an index pointer. The stack pointer is automatically updated (post-incremented) to point at the new end of the stack after data is loaded (pulled) from the stack.

Load effective address instructions copy the address of a memory location into one of the index registers D6, D7, S, X, or Y. D6 and D7 are usually used as 32-bit data registers, but there are indexed addressing instructions which can use these registers as a base index register for indexed addressing.

For certain control and status register locations, reading a control register may be part of a flag clearing sequence which can change the state of a status flag or modify a FIFO pointer. These registers are clearly described in the data sheet for a specific MCU. For normal flash or RAM memory, reading a location does not change the contents of that location.

#### 5.4.1.2 Storing CPU Register Contents into Memory

Store instructions copy the content of a CPU register to memory. Register content is not changed by the operation. Store instructions automatically update the N and Z condition code bits, which can eliminate the need for a separate test instruction in some programs. Push instructions are specialized store instructions that use the stack pointer as an index pointer. The stack pointer is automatically adjusted (pre-decremented) to point at the next available location on the stack before the data is stored (pushed).

#### 5.4.1.3 **Memory-to-Memory Moves**

Move instructions move (copy) data from a source to a destination. The size of the operation can be 8-bit bytes, 16-bit words, 24-bit pointers, or 32-bit long-words. The flexible OPR addressing mode offers complete flexibility in specifying the source and destination locations using 13, 18, or 24-bit extended addressing modes, any indexed or indexed-indirect addressing modes, CPU data registers, or efficient sign-extended short immediate values. Unlike load and store instructions, move instructions do not affect CCR bits.

#### 5.4.1.4 Register-to-Register Transfer and Exchange

Transfer and exchange instructions allow any of the CPU registers D0–D7, S, X, Y, CCH, CCL, or CCW as a source and/or destination. If the source and destination are the same size (same number of bits), a direct transfer or exchange is performed. Transfer and exchange instructions do not alter the CCR bits unless, of course, CCH, CCL, or CCW is a destination for the transfer or exchange.

Refer to Chapter 6, "Instruction Glossary" for more detailed information about cases where the source and destination are not the same width. Also check this glossary for special cases involving the CCR (CCH, CCL, or CCW).

#### 5.4.1.5 **Clearing Registers or Memory Locations**

Clearing registers and memory variables is equivalent to loading them with zeros. Zero is such a common value for program variables that it improves code size efficiency to have dedicated instructions to clear registers and memory locations. For example, LD D6,#\$0000000 requires five bytes of object code to clear the 32-bit D6 register while CLR D6 performs the same function but requires only one byte of object code.

There are efficient clear instructions for the eight CPU data registers D0~D7, X, Y, and bytes, words, pointers, or long-words in memory.

Linear S12 Core Reference Manual, Rev. 1.01 46 Freescale Semiconductor



#### 5.4.1.6 Set or Clear Bits

There are instructions to set or clear any one bit in a CPU data register or a variable in memory. The location to be operated on can be one of the eight CPU data registers with the bit number to be set or cleared in an immediate 5-bit value. When the variable to be operated on is in memory, the location may be a byte, word, or long-word and the bit number can be supplied in the low-order five bits of one of the eight CPU data registers or a 5-bit immediate value. These are read-modify-write instructions.

There are also specialized instructions to set or clear the C, I, or V bits in the condition codes register. These instructions are actually alternate mnemonics for ORCC to set bits or ANDCC to clear bits. Setting or clearing the carry bit (C) can be useful before shift and rotate instructions because these instructions include the carry bit. Setting the I interrupt mask blocks I-type interrupts and clearing I allows I interrupts.

### 5.4.2 Arithmetic Operations

This group includes arithmetic instructions for calculations involving signed and unsigned values. Basic operations include adding, subtracting, increment, decrement, twos-complement negate, absolute value, sign-extend, and zero-extend instructions. Compare instructions perform a subtraction to set condition code bits, but do not save the result or modify the operands. Load effective address (LEA) instructions add an 8-bit signed value to X, Y, or S which is useful for moving pointers through tables of data records.

Table 5-2 shows a summary of the S12Z arithmetic instructions.

Source Forms **Function** Operation Addition Add without Carry to Di  $(D_{j})+(M) \Longrightarrow D_{i}$ ADD Di,#oprimmsz ADD Di, oprmemreg ADC Di,#oprimmsz Add with Carry to Di  $(D_i) + (M) + C \Rightarrow D_i$ ADC Di, oprmemreg Increment INC Di Increment data register Di or Memory  $(D_i) + 1 \Rightarrow D_i$ , or INC.bwl oprmemreg  $(M) + 1 \Rightarrow M$ Add 8-bit Signed Immediate to X, Y, or S (LEA) Add sign-extended 8-bit Immediate to X, Y, or SP LEA S,(#opr8i,S) (SP) + sign-extend  $(M) \Rightarrow SP$ , or LEA X,(#opr8i,X) no change to CCR bits (X) + sign-extend  $(M) \Rightarrow X$ , or LEA Y,(#opr8i,Y) (Y) + sign-extend  $(M) \Rightarrow Y$ Subtraction

Table 5-2. Arithmetic Instructions (Sheet 1 of 2)

Table 5-2. Arithmetic Instructions (Sheet 2 of 2)

Source Forms	Function	Operation
SUB <i>Di,#oprimmsz</i> SUB <i>Di,oprmemreg</i>	Subtract without Carry	$(D_i) - (M) \Rightarrow D_i$
SUB D6,X,Y		$(X) - (Y) \Rightarrow D6$
SUB D6,Y,X		$(Y) - (X) \Rightarrow D6$
SBC Di,#oprimmsz SBC Di,oprmemreg	Subtract with Carry from D <sub>i</sub>	$(D_i) - (M) - C \Rightarrow D_i$
	Decrement	
DEC Di DEC.bwl oprmemreg	Decrement data register D <sub>i</sub> or Memory	$(D_i) - 1 \Rightarrow D_i$ , or $(M) - 1 \Rightarrow M$
	Compare	
CMP Di,#oprimmsz CMP Di,oprmemreg	Compare D <sub>i</sub> with Memory	$(D_i) - (M)$
CMP xy,#opr24i CMP xy,oprmemreg	Compare X or Y with Memory	(xy) – (M:M+1:M+2)
CMP S,# <i>opr24i</i> CMP S, <i>oprmemreg</i>	Compare stack pointer SP with Memory	(SP) – (M:M+1:M+2)
CMP X,Y	Compare X with Y	(X) – (Y)
	Negate (twos complement)	
NEG.bwl oprmemreg	Twos Complement Negate	$ \begin{array}{c} 0-(M) \Rightarrow M \text{ equivalent to } \sim (M)+1 \Rightarrow M \\ 0-(D_i) \Rightarrow D_i \text{ equivalent to } \sim (D_i)+1 \Rightarrow D_i \end{array} $
	Absolute Value	
ABS Di	Replace D <sub>i</sub> with the Absolute Value of D <sub>i</sub>	$ (D_i)  \Rightarrow D_i$
	Sign-Extend and Zero-Extend	1
SEX cpureg,cpureg	Sign-Extend (r1) ⇒ (r2) D0~D7, X, Y, SP, CCH, CCL, or CCW same as exchange EXG except r1 is smaller than r2	Sign-Extend (r1) $\Rightarrow$ (r2)
ZEX cpureg,cpureg	Zero-Extend (r1) $\Rightarrow$ (r2) D0~D7, X, Y, SP, CCH, CCL, or CCW same as transfer TFR except r1 is smaller than r2	Zero-Extend (r1) $\Rightarrow$ (r2)

### 5.4.2.1 Add

8-, 16-, and 32-bit addition of signed or unsigned values can be performed between registers or between a register and memory. Instructions that add the carry bit in the condition code register (CCR) facilitate multiple precision computation.



#### 5.4.2.2 Increment and Decrement

The increment and decrement instructions are optimized addition and subtraction operations. They are generally used to implement counters. Because they do not affect the carry bit in the CCR, they are well suited for loop counters in multiple-precision arithmetic computation routines. These instructions can be used to increment or decrement CPU data registers or 8-bit byte, 16-bit word, or 32-bit long-word variables in memory.

#### 5.4.2.3 LEA (add immediate 8-bit signed value to X, Y, or SP)

LEA instructions can be used to increment or decrement index registers or the stack pointer, although these instructions are not limited to simple increment and decrement operations. These instructions add an 8-bit signed value between –128 and +127 to the value in X, Y, or SP so a program can efficiently move through a table by several values or records at a time. The LEA instructions are described in more detail in Section 5.4.9, "Summary of Index and Stack Pointer Instructions". There are also indexed addressing modes that automatically increment or decrement X, Y, or S by an amount corresponding to the size of the operation in the instruction. For more detail see Section 3.8.5, "Automatic Pre/Post Increment/Decrement from X, Y, or SP  $(++IDX^*)$ ".

There are looping primitive instructions that combine a decrement (DBcc) or test (TBcc) and a conditional branch in a single efficient instruction. Refer to Section 5.5.1.3, "Loop Control Branches (decrement and branch or test and branch)" for information concerning automatic counter branches.

Load effective address (LEA D6, LEA D7, LEA S, LEA X, and LEA Y) instructions could also be considered as specialized addition and subtraction instructions because several basic arithmetic operations can be performed during the formation of the effective addresses. There are also efficient 2-byte instructions to add a sign-extended 8-bit immediate value to S, X, or Y. The LEA instructions are described in more detail in Section 5.4.9, "Summary of Index and Stack Pointer Instructions".

#### 5.4.2.4 Subtract

8-, 16-, and 32-bit subtraction of signed or unsigned values can be performed between registers or between a register and memory. Instructions that subtract the carry bit in the CCR facilitate multiple precision computation.

24-bit index registers X and Y can be subtracted with the result going to 32-bit data register D6. In this case, the values in X and Y are treated as unsigned addresses and the result is treated as a signed long integer.

#### 5.4.2.5 Compare

Compare instructions perform a subtraction between a pair of registers or between a register and memory. The result is not stored, but condition codes are affected by the operation. These instructions are generally used to establish conditions for branch instructions. In this architecture, most instructions update condition code bits automatically, so it is often unnecessary to include separate test or compare instructions in application programs.

Linear S12 Core Reference Manual, Rev. 1.01

### 5.4.2.6 **Negate**

Negate operations replace the value with its twos complement. This is equivalent to multiplying by -1. It inverts the sign of a twos complement signed value. There is a separate COM instruction which performs a Boolean bit-by-bit inversion which is described in Section 5.4.5.5, "Invert (bit-by-bit Ones Complement)".

#### 5.4.2.7 Absolute Value

The absolute value instruction returns the magnitude of a signed value in one of the CPU data registers. The value in the 8-bit, 16-bit, or 32-bit CPU data register before the ABS operation is interpreted as a twos complement signed value. If the value was negative (MSB=1), the register contents are replaced by the twos complement of the value. If the value was already positive (MSB=0), the register contents are unchanged.

### 5.4.2.8 Sign-Extend and Zero-Extend

If the source of an exchange instruction is smaller than the destination register, the smaller source is sign-extended (SEX) to the width of the destination and stored in the destination. The source of the sign-extend operation is not changed.

If the source of a transfer is smaller than the destination register, the source register is zero-extended (ZEX) and stored in the destination register.

Refer to Chapter 6, "Instruction Glossary" for more detailed information about cases where the source and destination are not the same width. Also check this glossary for special cases involving the CCR (CCH, CCL, or CCW).

# 5.4.3 Multiplication and Division

There are four basic algebraic instructions in this group — multiply (MUL), multiply-and-accumulate (MAC), divide (DIV), and modulo (MOD). Each of these four instructions have signed and unsigned variations. The 8-bit, 16-bit, or 32-bit result is always one of the eight general purpose CPU data registers (D0-D7). Operands can be 8-bit, 16-bit, 24-bit, or 32-bit values in any combination.

There is much more flexibility for specifying the two input operands for each of these instructions compared to the previous generations of the CPU12. All four instructions have the same addressing mode choices for these input operands and they include register/register, register/immediate, register/memory, and memory/memory. Operands in memory use the flexible OPR addressing modes which include indexed addressing modes like the CPU12 plus extended addressing modes, a quick-immediate mode, and register-as-memory addressing mode. Refer to Chapter 6, "Instruction Glossary" for a complete list of all allowed source form variations for all instructions.

Table 5-3 shows a summary of the multiplication and division instructions.



Table 5-3. Multiplication and Division Instructions (Sheet 1 of 2)

Source Forms	Function	Operation		
	Multiplication (MUL and MAC)			
MULS Dd,Dj,Dk MULS Dd,Dj,#opr8i MULS Dd,Dj,#opr16i MULS Dd,Dj,#opr32i MULS.bwl Dd,Dj,oprmemreg MULS.bwplbwpl Dd,oprmemreg,oprmemreg	Signed Multiply result is always a register D <sub>d</sub>	$(D_j) * (D_k) \Rightarrow D_d$ , or $(D_j) * (M) \Rightarrow D_d$ , or $(M1) * (M2) \Rightarrow D_d$		
MULU Dd,Dj,Dk  MULU Dd,Dj,#opr8i  MULU Dd,Dj,#opr16i  MULU Dd,Dj,#opr32i  MULU.bwl Dd,Dj,oprmemreg  MULU.bwplbwpl  Dd,oprmemreg,oprmemreg	Unsigned Multiply result is always a register D <sub>d</sub>	$(D_j) * (D_k) \Rightarrow D_d$ , or $(D_j) * (M) \Rightarrow D_d$ , or $(M1) * (M2) \Rightarrow D_d$		
MACS Dd,Dj,Dk MACS Dd,Dj,#opr8i MACS Dd,Dj,#opr16i MACS Dd,Dj,#opr32i MACS.bwl Dd,Dj,oprmemreg MACS.bwplbwpl Dd,oprmemreg,oprmemreg	Signed Multiply and Accumulate result is always a register D <sub>d</sub>	$(D_j) * (D_k) + D_d \Rightarrow D_d$ , or $(D_j) * (M) + D_d \Rightarrow D_d$ , or $(M1) * (M2) + D_d \Rightarrow D_d$		
MACU Dd,Dj,Dk MACU Dd,Dj,#opr8i MACU Dd,Dj,#opr16i MACU Dd,Dj,#opr32i MACU.bwl Dd,Dj,oprmemreg MACU.bwplbwpl Dd,oprmemreg,oprmemreg	Unsigned Multiply and Accumulate result is always a register D <sub>d</sub>	$(D_j) * (D_k) + D_d \Rightarrow D_d, \text{ or}$ $(D_j) * (M) + D_d \Rightarrow D_d, \text{ or}$ $(M1) * (M2) + D_d \Rightarrow D_d$		
	Division (DIV and MOD	))		
DIVS Dd,Dj,Dk DIVS Dd,Dj,#opr8i DIVS Dd,Dj,#opr16i DIVS Dd,Dj,#opr32i DIVS.bwl Dd,Dj,oprmemreg DIVS.bwplbwpl Dd,oprmemreg,oprmemreg	Signed Divide result is always a register D <sub>d</sub>	$(D_j) / (D_k) \Rightarrow D_d$ , or $(D_j) / (M) \Rightarrow D_d$ , or $(M1) / (M2) \Rightarrow D_d$		
DIVU Dd,Dj,Dk DIVU Dd,Dj,#opr8i DIVU Dd,Dj,#opr16i DIVU Dd,Dj,#opr32i DIVU.bwl Dd,Dj,oprmemreg DIVU.bwplbwpl Dd,oprmemreg,oprmemreg	Unsigned Divide result is always a register D <sub>d</sub>	$(D_j) / (D_k) \Rightarrow D_d$ , or $(D_j) / (M) \Rightarrow D_d$ , or $(M1) / (M2) \Rightarrow D_d$		

Table 5-3. Multiplication and Division Instructions (Sheet 2 of 2)

Source Forms	Function	Operation
MODS Dd,Dj,Dk MODS Dd,Dj,#opr8i MODS Dd,Dj,#opr16i MODS Dd,Dj,#opr32i MODS.bwl Dd,Dj,oprmemreg MODS.bwplbwpl Dd,oprmemreg,oprmemreg	Signed Modulo result is always a register D <sub>d</sub>	$(D_j)~\%~(D_k);$ remainder $\Rightarrow$ $D_d,$ or $(D_j)~\%~(M);$ remainder $\Rightarrow$ $D_d,$ or $(M1)\%~(M2);$ remainder $\Rightarrow$ $D_d$
MODU Dd,Dj,Dk MODU Dd,Dj,#opr8i MODU Dd,Dj,#opr16i MODU Dd,Dj,#opr32i MODU.bwl Dd,Dj,oprmemreg MODU.bwplbwpl Dd,oprmemreg,oprmemreg	Unsigned Modulo result is always a register D <sub>d</sub>	$(D_j)~\%~(D_k);$ remainder $\Rightarrow$ $D_d$ , or $(D_j)~\%~(M);$ remainder $\Rightarrow$ $D_d$ , or $(M1)\%~(M2);$ remainder $\Rightarrow$ $D_d$

### 5.4.3.1 Multiply and Multiply-and-Accumulate

MULS and MACS perform signed multiplication and MULU and MACU perform unsigned multiplication. The destination (result) is always one of the 8-bit, 16-bit, or 32-bit CPU data registers. The first input operand may be a CPU data register or a memory operand using OPR addressing. The second operand may be a CPU data register, an 8-bit, 16-bit, or 32-bit immediate value, or a memory operand using OPR addressing. Memory operands may be 8-bit, 16-bit, 24-bit, or 32-bit values.

#### 5.4.3.2 Divide and Modulo

52

DIVS and MODS perform signed division and DIVU and MODU perform unsigned division. The result is always one of the 8-bit, 16-bit, or 32-bit CPU data registers. For DIVS and DIVU, the result is the quotient of the division operation. For modulo instructions MODS and MODU, the result is the remainder after the division operation is completed and the quotient is discarded. The first input operand (dividend) may be a CPU data register or a memory operand using OPR addressing. The second operand (divisor) may be a CPU data register, an 8-bit, 16-bit, or 32-bit immediate value, or a memory operand using OPR addressing. Memory operands may be 8-bit, 16-bit, 24-bit, or 32-bit values.

#### 5.4.4 Fractional Math Instructions

There are three basic algebraic instructions in this group — saturating fractional multiply (QMULS, QMULU), saturate (SAT), and, to assist normalization of operands, there is a count-leading-bits instruction (CLB).

Table 5-4 shows a summary of the S12Z CPU fractional math instructions.

Linear S12 Core Reference Manual, Rev. 1.01



Source Forms	Function	Operation	
Fractional Multiplication			
QMULS Dd,Dj,Dk QMULS Dd,Dj,#opr8i QMULS Dd,Dj,#opr16i QMULS Dd,Dj,#opr32i QMULS.bwl Dd,Dj,oprmemreg QMULS.bwplbwpl Dd,oprmemreg,oprmemreg	Signed Fractional Multiply result is always a register D <sub>d</sub> operand format is either s.7, s.15, s.23 or s.31 <sup>1</sup> result format is either s.7, s.15 or s.31 <sup>1</sup> depending on the size of the result register	$ \begin{aligned} &(D_j)*(D_k) \Rightarrow D_d, \text{ or } \\ &(D_j)*(M) \Rightarrow D_d, \text{ or } \\ &(M1)*(M2) \Rightarrow D_d \end{aligned} $	
QMULU Dd,Dj,Dk QMULU Dd,Dj,#opr8i QMULU Dd,Dj,#opr16i QMULU Dd,Dj,#opr32i QMULU.bwl Dd,Dj,oprmemreg QMULU.bwplbwpl Dd,oprmemreg,oprmemreg	Unsigned Fractional Multiply result is always a register D <sub>d</sub> operand format is either .8, .16, .24 or .32 <sup>2</sup> result format is either .8, .16 or .32 <sup>2</sup> depending on the size of the result register	$(D_j) * (D_k) \Rightarrow D_d$ , or $(D_j) * (M) \Rightarrow D_d$ , or $(M1) * (M2) \Rightarrow D_d$	
	Saturate		
SAT Di	Saturate(Di) ⇒ (Di) D0~D7	$ \begin{array}{c} \text{If (V \& N) then MAX\_VALUE} \Rightarrow \text{Di} \\ \text{If (V \& $\sim$N) then MIN\_VALUE} \Rightarrow \text{Di} \end{array} $	
	Count Leading Bits		
CLB cpureg,cpureg	Count leading sign-bits of (r1) ⇒ (r2) D0~D7	count leading sign-bits of (r1) $\Rightarrow$ (r2)	

**Table 5-4. Fractional Math Instructions** 

# 5.4.4.1 Fractional Multiply

These instruction perform fractional multiplication on operands in fractional fixed-point format as defined in the ISO-C Technical Report document TR 18037. This format is also known as "Q"-format.

QMULS performs signed multiplication and QMULU performs unsigned fractional multiplication. This means the content of the result register corresponds to the most-significant bits of the multiplication result, with any least significant bits not fitting into the result register cut-off without rounding.

The destination (result) is always one of the 8-bit, 16-bit, or 32-bit CPU data registers. The first input operand may be a CPU data register or a memory operand using OPR addressing. The second operand may be a CPU data register, an 8-bit, 16-bit, or 32-bit immediate value, or a memory operand using OPR addressing. Memory operands may be 8-bit, 16-bit, 24-bit, or 32-bit values.

Both source operands are aligned before the multiplication. This means that a smaller-sized source operand is expanded to the size of a bigger-sized source operand by right-appending zeroes.

The definition of signed fractional data-formats s.7, s.15, s.23 and s.31 is the same as the definition used in the ISO-C draft Technical Report document TR 18037.

<sup>&</sup>lt;sup>2</sup> The definition of unsigned fractional data-formats .8, .16, .24 and .32 is the same as the definition used in the ISO-C draft Technical Report document TR 18037.

#### **5.4.4.2** Saturate

Saturate the content of the operand register using the information stored in the overflow (V-) and negative (N-)flags by a previous instruction. This works for most instructions which are capable of producing a signed result in two's complement format (e.g. ADD, SUB, NEG, ABS, ...).

### 5.4.4.3 Count Leading Sign-Bits

Counts the leading sign-bits of the content of the source register, then decrements and puts the result in the destination register. The result can directly be used as shift-width for a shift-left operation in order to normalize the fractional fixed-point value in the source operand.

# 5.4.5 Logical (Boolean)

This group of instructions is used to perform the basic Boolean operations, AND, OR, Exclusive-OR, and invert (COMplement) as well as the BIT instruction which is a specialized type of AND operation which affects the condition code bits but does not modify the source operands or save the result of the AND operation.

Table 5-5 shows a summary of the Boolean logic instructions.



Tahla	5-5	Roolean	Logic	Instructions
Iable	J-J.	Doolean	LUGIC	111511 46110115

Source Forms	Function	Operation
	Logical AND	
AND <i>Di,#oprimmsz</i> AND <i>Di,oprmemreg</i>	Bitwise AND D <sub>i</sub> with Memory	$(D_i) \& (M) \Rightarrow D_i$
ANDCC #opr8i	Bitwise AND CCL with immediate byte in Memory (S, X, and I can only be changed in supervisor state)	(CCL) & (M) ⇒ CCL
BIT Di,#oprimmsz BIT Di,oprmemreg	Bitwise AND D <sub>i</sub> with Memory	(D <sub>i</sub> ) & (M); Sets CCR bits; Operands unchanged
	Logical OR	
OR <i>Di</i> ,#oprimmsz OR <i>Di</i> ,oprmemreg	Bitwise OR D <sub>i</sub> with Memory	$(D_i) \mid (M) \Rightarrow D_i$
ORCC #opr8i	Bitwise OR CCL with Immediate Mask (S, X, and I can only be changed in supervisor state)	$(CCL) \mid (M) \Rightarrow CCL$
	Logical Exclusive-OR	
EOR <i>Di,#oprimmsz</i> EOR <i>Di,oprmemreg</i>	Exclusive OR D <sub>i</sub> with Memory	$(D_i) \wedge (M) \Rightarrow D_i$
	Logical Invert (bit-by-bit ones compler	nent)
COM.bwl oprmemreg	1's Complement Memory Location or D <sub>i</sub>	$                    \sim \!\!\! (M) \Longrightarrow M \text{ equivalent to $FF} - (M) \Longrightarrow M \\                           \sim \!\!\! (D_i) \Longrightarrow D_i \text{ equivalent to $FF} - (D_i) \Longrightarrow D_i $

### 5.4.5.1 Logical AND

The AND instructions perform a bit-by-bit AND operation between a CPU data register and either an immediate operand or a memory operand that uses OPR addressing. The result replaces the contents of the original CPU data register. Because OPR addressing can be used to specify another CPU data register, this instruction can perform the Boolean AND between two CPU data registers. If the OPR addressing mode is used to specify a memory operand, it is assumed to be the same width as the source/destination register.

# 5.4.5.2 BIT (logical AND to set CCR but operand is left unchanged)

The BIT instruction has the same source forms as the AND instruction and it performs a bit-by-bit AND between the input operands and affects the condition code bits in the same way as the AND operation. However, rather than replacing the source CPU data register with the result of the AND operation, the input operands are left unchanged.

To use the BIT instructions, use the second input operand to specify a mask with 1's in all bit positions that are to be checked. If any of these bit positions are 1 in the source CPU data register, the result of the AND will be non-zero (the Z condition code bit will be cleared). In some programming cases, this can be more

efficient than using multiple BRCLR instructions to test several bits and it has the advantage of testing several bits at exactly the same time.

### 5.4.5.3 Logical OR

The OR instructions perform a bit-by-bit OR operation between a CPU data register and either an immediate operand or a memory operand that uses OPR addressing. The result replaces the contents of the original CPU data register. Because OPR addressing can be used to specify another CPU data register, this instruction can perform the Boolean OR between two CPU data registers. If the OPR addressing mode is used to specify a memory operand, it is assumed to be the same width as the source/destination register.

### 5.4.5.4 Logical Exclusive-OR

The Exclusive-OR instructions perform a bit-by-bit Exclusive-OR operation between a CPU data register and either an immediate operand or a memory operand that uses OPR addressing. The result replaces the contents of the original CPU data register. Because OPR addressing can be used to specify another CPU data register, this instruction can perform the Boolean Exclusive-OR between two CPU data registers. If the OPR addressing mode is used to specify a memory operand, it is assumed to be the same width as the source/destination register. Exclusive-OR is often used to perform a "toggle" function.

### 5.4.5.5 Invert (bit-by-bit Ones Complement)

Complement (COM) performs a bit-by-bit invert operation on an 8-bit, 16-bit, or 32-bit operand that is specified by the OPR addressing mode. Because the OPR addressing mode can be used to specify a CPU data register, a program can use this form to perform a COM operation on a CPU data register although it is slightly less efficient than having dedicated instructions to complement each register.

#### 5.4.6 Shifts and Rotates

Shift operations have been significantly enhanced compared to previous generations of CPU12 and S12X. A 32-bit wide barrel shifter was added to allow very fast shifting by any number of bit positions rather than one bit position at a time. Three-operand versions of shift operations were added which allow the source and destination to be specified independently. This makes it possible to keep an unmodified version of the source operand as well as the shifted result. An arithmetic shift left instruction was added which performs the same shifting operation as the logical shift left, but the condition codes are handled differently so that multi-bit shifts of signed values can be handled differently than unsigned values.

More efficient two-operand shifts were also included to improve efficiency in some programs and to improve backward compatibility with earlier CPU12 and S12X instruction sets. The two-operand shifts only allow shifting by one or two positions at a time. The source/destination operand can be 8-bits, 16-bits, 24-bits, or 32-bits and uses OPR addressing. A CPU data register can be specified using the register-as-memory sub-mode.

Rotate instructions operate through the carry bit and they rotate by a single bit position at a time.

Table 5-6 shows a summary of the shift and rotate instructions.



Table 5-6. Shift and Rotate Instructions

Source Forms	Function	Operation		
	Arithmetic Shifts			
ASL Dd,Ds,Dn ASL Dd,Ds,#opr1i ASL Dd,Ds,#opr5i ASL.bwpl Dd,oprmemreg,#opr1i ASL.bwpl Dd,oprmemreg,#opr5i ASL.bwpl Dd,oprmemreg,oprmemreg	Arithmetic Shift Left D <sub>s</sub> or memory, 0 to n positions	C MSB LSB		
ASL.bwpl oprmemreg,#opr1i	Arithmetic Shift Left memory by 1 or 2 positions			
ASR Dd,Ds,Dn ASR Dd,Ds,#opr1i ASR Dd,Ds,#opr5i ASR.bwpl Dd,oprmemreg,#opr1i ASR.bwpl Dd,oprmemreg,#opr5i ASR.bwpl Dd,oprmemreg,oprmemreg	Arithmetic Shift Right D <sub>s</sub> or memory, 0 to n positions	MSB LSB C		
ASR.bwpl oprmemreg,#opr1i	Arithmetic Shift Right memory by 1 or 2 positions			
	Logical Shifts			
LSL Dd,Ds,Dn LSL Dd,Ds,#opr1i LSL Dd,Ds,#opr5i LSL.bwpl Dd,oprmemreg,#opr1i LSL.bwpl Dd,oprmemreg,#opr5i LSL.bwpl Dd,oprmemreg,oprmemreg	Logical Shift Left D <sub>s</sub> or memory, 0 to n positions.	C MSB LSB		
LSL.bwpl oprmemreg,#opr1i	Logical Shift Left memory by 1 or 2 position.			
LSR Dd,Ds,Dn LSR Dd,Ds,#opr1i LSR Dd,Ds,#opr5i LSR.bwpl Dd,oprmemreg,#opr1i LSR.bwpl Dd,oprmemreg,#opr5i LSR.bwpl Dd,oprmemreg,oprmemreg	Logical Shift Left D <sub>s</sub> or memory, 0 to n positions.	0 - MSB LSB C		
LSR.bwpl oprmemreg,#opr1i	Logical Shift Right memory by 1 or 2 position.			
Rotate (one bit position through carry C-bit)				
ROL.bwpl oprmemreg	Rotate Left through Carry D <sub>i</sub> or memory, 1 bit position	C MSB LSB		
ROR.bwpl oprmemreg	Rotate Right through Carry D <sub>i</sub> or memory, 1 bit position	MSB LSB C		

### 5.4.6.1 Arithmetic Shifts

Shift a signed operand left or right through carry (C) by 0 to 31 bit positions. Each left shift is effectively multiplying the operand by two. If the sign bit (MSB) would change value during a bit-by-bit left shift, it is considered a signed overflow. In the case of right shifts, arithmetic right shift maintains the value of the MSB as the value is shifted so the sign remains unchanged.

There are two-operand shifts and three-operand shifts. The two-operand shifts are limited to OPR addressing mode (although OPR addressing mode can specify a CPU data register), and the shift amount is limited to one or two bit positions. The three-operand shifts can shift by 0 to 31 bit positions and offer more choices for addressing modes.

### 5.4.6.2 Logical Shifts

BSET.bwl oprmemreg,Dn

Shift an unsigned binary operand left or right through carry (C) by 0 to 31 bit positions. The operands in logical shifts are not interpreted as signed values. The same addressing mode options are available for logical shifts as for arithmetic shifts and there are two-operand and three-operand versions.

### 5.4.6.3 Rotate Through Carry

Rotate source/destination operand by one bit position. The C bit in the condition code register is included in the rotation. These operations are not used in C but can be useful for assembly language programs to perform serial-to-parallel and parallel-to-serial conversions as well as for shifting very long operands that are more than 32-bits wide.

# 5.4.7 Bit and Bit Field Manipulation

BSET, BCLR, and BTGL allow any single bit in a CPU data register or an 8-bit, 16-bit, or 32-bit memory variable to be set, cleared, or toggled. These instructions are read-modify-write instructions. ANDCC and ORCC are used to clear or set multiple bits in the condition codes register CCL according to an immediate mask. There are alternate mnemonics that translate to ANDCC or ORCC with a specific mask value to set or clear the carry (C), interrupt mask (I), or overflow bit (V). The BFEXT and BFINS extract a 1 to 32 bit field from an operand or insert a 1 to 32-bit field into an operand. These instructions improve the bit-field operations in C.

Table 5-7 shows a summary of the bit manipulation and bit branch instructions.

(semaphore)

 Source Forms
 Function
 Operation

 Set, Clear, or Toggle Bits in Memory

 BSET Di,#opr5i
 Set Bit n in Memory or in  $D_i$  (M) | bitn  $\Rightarrow$  M or  $(D_i)$  | bitn  $\Rightarrow$  D<sub>i</sub>

 BSET.bwl oprmemreg,#opr5i
 C equal the original value of bitn in M or  $D_i$ 

Table 5-7. Bit and Bit Field Instructions (Sheet 1 of 3)

Linear S12 Core Reference Manual, Rev. 1.01



## Table 5-7. Bit and Bit Field Instructions (Sheet 2 of 3)

Source Forms	Function	Operation
BCLR <i>Di</i> ,# <i>opr5i</i> BCLR. <i>bwl oprmemreg</i> ,# <i>opr5i</i> BCLR. <i>bwl oprmemreg</i> , <i>Dn</i>	Clear Bit n in Memory or in D <sub>i</sub> C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	(M) & ~bitn $\Rightarrow$ M or (D <sub>i</sub> ) & ~bitn $\Rightarrow$ D <sub>i</sub>
BTGL <i>Di</i> ,# <i>opr5i</i> BTGL. <i>bwl oprmemreg</i> ,# <i>opr5i</i> BTGL. <i>bwl oprmemreg</i> , <i>Dn</i>	Toggle Bit n in Memory or in D <sub>i</sub> C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	(M) $^{\land}$ bitn $\Rightarrow$ M or (D <sub>i</sub> ) $^{\land}$ bitn $\Rightarrow$ D <sub>i</sub>
	Set or Clear Bits in the CCR	
ANDCC #opr8i	Bitwise AND CCL with immediate byte in Memory (Clear CCR bits that are 0 in the immediate mask) (S, X, and I can only be changed in supervisor state)	(CCL) & (M) ⇒ CCL
CLC	Clear Carry Bit Translates to ANDCC #\$FE	0 ⇒ C
CLI	Clear I Bit; (I can only be changed in supervisor state)  Translates to ANDCC #\$EF (enables I interrupts)	0 ⇒ I
CLV	Clear Overflow Bit Translates to ANDCC #\$FD	0 ⇒ V
ORCC #opr8i	Bitwise OR CCL with Immediate Mask (Set CCR bits that are 1 in the immediate mask) (S, X, and I can only be changed in supervisor state)	$(CCL) \mid (M) \Rightarrow CCL$
SEC	Set Carry Bit Translates to ORCC #\$01	1 ⇒ C
SEI	Set I Bit; (inhibit I interrupts)  Translates to ORCC #\$10	1 ⇒ l
SEV	Set Overflow Bit Translates to ORCC #\$02	1 ⇒ V

Table 5-7. Bit and Bit Field Instructions (Sheet 3 of 3)

Source Forms	Function	Operation	
	Bit Field Extract and Insert		
BFEXT Dd,Ds,Dp BFEXT Dd,Ds,#width:offset BFEXT.bwpl Dd,oprmemreg,Dp BFEXT.bwpl oprmemreg,Ds,Dp BFEXT.bwpl Dd,oprmemreg,#width:offset BFEXT.bwpl oprmemreg,Ds,#width:offset	Bit Field Extract	Extract bit field with width w and offset o from D <sub>s</sub> or a memory operand, and store it into the low order bits of D <sub>d</sub> or memory (filling unused bits with 0).  The source operand or destination operand must be a register (memory to memory not allowed)	
BFINS Dd,Ds,Dp BFINS Dd,Ds,#width:offset BFINS.bwpl Dd,oprmemreg,Dp BFINS.bwpl oprmemreg,Ds,Dp BFINS.bwpl Dd,oprmemreg,#width:offset BFINS.bwpl oprmemreg,Ds,#width:offset	Bit Field Insert	Insert bit field with width w from the low order bits of $D_s$ or a memory operand into $D_d$ or a memory operand beginning at offset bit number o. The source operand or destination operand must be a register (memory to memory not allowed)	

### 5.4.7.1 Set, Clear, or Toggle Bits in Memory

These instructions read an operand, modify one bit in that operand, and then write the operand back to the original CPU data register or memory location. The operand can be a CPU data register or a memory operand using the OPR addressing mode. The bit number (0 to 31) is provided in a 5-bit immediate value or in the low order 5 bits of a CPU data register.

These instructions are also designed to allow a programmer to implement software semaphores. The original value of the selected bit is captured in the C bit so that software can tell if the current operation changed the bit rather than some other operation. This is sometimes called an "atomic operation" because the read and the change are done within a single uninterruptable instruction so there is no way for another program to change the bit after it was read but before it is changed. Software programs use these semaphores to control access to shared resources so that only one program can have control at a time.

#### 5.4.7.2 Set or Clear Bits in the CCR

Clearing bits in the condition codes register (CCL) is done with an ANDCC instruction that includes a mask with zeros in the bit positions that are to be cleared and ones in the remaining positions. The instruction can clear more than one bit at a time. Three specific cases (CLC, CLI, and CLV) have alternate mnemonics so the programmer doesn't need to remember the bit position to clear these bits. These three mnemonics are assembled into ANDCC instructions with the appropriate bit clear in the mask.

Setting bits in the condition codes register (CCL) is done with an ORCC instruction that includes a mask with ones in the bit positions that are to be set. The instruction can set more than one bit at a time. Three specific cases (SEC, SEI, and SEV) have alternate mnemonics so the programmer doesn't need to remember the bit position to set these bits. These three mnemonics are assembled into ORCC instructions with the appropriate bit set in the mask.



#### 5.4.7.3 Bit Field Extract and Insert

The bit field instructions operate on fields consisting of any number of adjacent bits in an operand. The fields are specified with a 5-bit width and a 5-bit offset. For example the binary value 00010:00100 selects a field 2 bits wide with the right-most bit at offset position 4 (bits 5:4 of the operand).

These instructions are designed for use by compilers to implement C bit-field functions. BFEXT extracts (copies) the field from the source operand, stores it to the low order bits of the destination operand, and fills the remaining bits of the destination operand with zeros (zero-extend). BFINS copies the field in the low order bits of the source operand and inserts it into the destination operand at the specified offset. The remaining bits in the read-write destination are not changed.

#### 5.4.8 Maximum and Minimum Instructions

Maximum instructions compare a CPU data register to an operand that uses OPR addressing and stores the largest value in the CPU data register. MAXS treats the operands as two complement signed values and MAXU treats the operands as unsigned values. OPR addressing allows the second operand to be another CPU data register, a short-immediate value, or a memory operand that is the same width as the source/destination register.

Minimum instructions compare a CPU data register to an operand that uses OPR addressing and stores the smallest value in the CPU data register. MINS treats the operands as twos complement signed values and MINU treats the operands as unsigned values. OPR addressing allows the second operand to be another CPU data register, a short-immediate value, or a memory operand that is the same width as the source/destination register.

Table 5-8 shows a summary of the maximum and minimum instructions.

Source Forms	Function	Operation
MAXS Di,oprmemreg	MAXimum of two signed operands replaces D <sub>i</sub>	$MAX((D_i), (M)) \Rightarrow D_i$
MAXU Di,oprmemreg	MAXimum of two unsigned operands replaces D <sub>i</sub>	$MAX((D_i), (M)) \Rightarrow D_i$
MINS Di, oprmemreg	MINimum of two signed operands replaces D <sub>i</sub>	$MIN((D_i),(M)) \Rightarrow D_i$
MINU Di,oprmemreg	MINimum of two unsigned operands replaces D <sub>i</sub>	$MIN((D_i),(M)) \Rightarrow D_i$

Table 5-8. Maximum and Minimum Instructions

#### 5.4.9 **Summary of Index and Stack Pointer Instructions**

This section provides a summary of index and stack pointer instructions. All of these instructions appear in other sections of this chapter, but this section collects all of the instructions that are related to the index registers and stack pointer so that it is easier to understand what instructions are available for address and pointer calculations. Keep in mind that there are other load, store, add, subtract, and compare instructions (not included in this section) that are related to CPU data registers rather than the index and stack pointer registers.

Freescale Semiconductor 61

Linear S12 Core Reference Manual, Rev. 1.01

The load, pull, and RTI instructions are used to read information from memory into CPU registers. In addition, the pull and RTI instructions automatically update the stack pointer as information is read from the stack. Store, push, SWI, and WAI are used to write information from CPU registers into memory. In addition, push, SWI, and WAI automatically update the stack pointer as information is written to the stack.

Add, subtract, and compare are a little different for the index registers and stack pointer. These address calculations use the load effective address instructions for most arithmetic calculations. 32-bit CPU registers D6 and D7 can also be used for address registers so there are LEA instructions for D6, D7, X, Y, and SP. Many or the sub-modes in the OPR addressing mode perform address calculations such as adding small constants to an index register or adding a CPU data register to an index register. LEA provides a way to save the results of these address calculations in an index or pointer register.

There are subtract instructions to subtract X–Y or Y–X and save the difference in the 32-bit D6 register. Finally there are instructions to compare X, Y, or SP to a 24-bit immediate value, a memory operand using OPR addressing, or for comparing X to Y.

Table 5-9 shows a summary of the index and pointer manipulation instructions.

Table 5-9. Index and Pointer Manipulation Instructions (Sheet 1 of 3)

Source Forms	Function	Operation		
	Load			
LD xy,#opr18i LD xy,#opr24i LD xy,opr24a LD xy,oprmemreg	Load index register X or Y from Memory	$(M:M+1:M+2) \Rightarrow X \text{ or } Y$		
LD S,# <i>opr24i</i> LD S, <i>oprmemreg</i>	Load stack pointer SP from Memory	(M:M+1:M+2) ⇒ SP		
	Pull (Load CPU Registers from Stac	ck)		
PUL oprregs1 PUL oprregs2 PUL ALL PUL ALL16b	Pull specified CPU registers from Stack mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB) mask 2 - D4, D5, D6, D7, X, Y (Y in LSB) pulls all registers in the same order as RTI	$(M(SP)\sim M(SP+n-1)) \Rightarrow regs; (SP) + n \Rightarrow SP$		
	Restore CPU Registers after Interrupts (RTI)			
RTI	Return from Interrupt	$\begin{array}{c} (M(SP){\sim}M(SP+3)) \Rightarrow CCH:CCL, D0, D1; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+3)) \Rightarrow D2H:D2L, D3H:D3L; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+3)) \Rightarrow D4H:D4L, D5H:D5L; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+3)) \Rightarrow D6H:D6MH:D6ML:D6L; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+3)) \Rightarrow D7H:D7MH:D7ML:D7L; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+3)) \Rightarrow D7H:D7MH:D7ML:D7L; (SP){+}4 \Rightarrow SP \\ (M(SP){\sim}M(SP+2)) \Rightarrow XH:XM:XL; (SP){+}3 \Rightarrow SP \\ (M(SP){\sim}M(SP+2)) \Rightarrow YH:YM:YL; (SP){+}3 \Rightarrow SP \\ (M(SP){\sim}M(SP+2)) \Rightarrow RTNH:RTNM:RTNL; (SP){+}3 \Rightarrow SP \end{array}$		
Store				



Table 5-9. Index and Pointer Manipulation Instructions (Sheet 2 of 3)

Source Forms	Function	Operation		
ST xy,opr24a ST xy,oprmemreg	Store index register X or Y to Memory	$(X) \Rightarrow (M:M+1:M+2), \text{ or}$ $(Y) \Rightarrow (M:M+1:M+2)$		
ST S,oprmemreg	Store stack pointer SP to Memory	$(SP) \Rightarrow (M:M+1:M+2)$		
	Push (Store CPU Registers on Stac	k)		
PSH oprregs1 PSH oprregs2 PSH ALL PSH ALL16b	Push specified CPU registers onto Stack mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB) mask 2 - D4, D5, D6, D7, X, Y (Y in LSB) pushes registers in the same order as SWI	$(SP) - n \Rightarrow SP; (regs) \Rightarrow M(SP) \sim M(SP+n-1)$		
	Stack CPU Registers on Entry to Interrupts	(SWI, WAI)		
SWI	Software Interrupt	$\begin{split} (SP)-3&\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)-M(SP+2);\\ (SP)-3&\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)-M(SP+2);\\ (SP)-3&\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)-M(SP+2);\\ (SP)-4&\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow\\ M(SP)-M(SP+3);\\ (SP)-4&\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow\\ M(SP)-M(SP+3);\\ (SP)-4&\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)-M(SP+3);\\ (SP)-4&\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)-M(SP+3);\\ (SP)-4&\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)-M(SP+3);\\ (SP)-4&\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)-M(SP+3);\\ 0&\Rightarrow U; 1&\Rightarrow I; (SWI Vector) \Rightarrow PC \end{split}$		
WAI	Wait for Interrupt	$\begin{split} (SP)-3 &\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)-M(SP+2);\\ (SP)-3 &\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)-M(SP+2);\\ (SP)-3 &\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)-M(SP+2);\\ (SP)-4 &\Rightarrow SP; DTH:D7MH:D7ML:D7L \Rightarrow\\ M(SP)-M(SP+3);\\ (SP)-4 &\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow\\ M(SP)-M(SP+3);\\ (SP)-4 &\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)-M(SP+3);\\ (SP)-4 &\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)-M(SP+3);\\ (SP)-4 &\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)-M(SP+3);\\ when interrupt occurs, 1 &\Rightarrow I; (Vector) \Rightarrow PC \end{split}$		
	Load Effective Address			
LEA D6,oprmemreg LEA D7,oprmemreg	Load Effective Address into 32-bit D6 or D7	00:Effective Address $\Rightarrow$ D6, or 00:Effective Address $\Rightarrow$ D7		
LEA S,oprmemreg LEA X,oprmemreg LEA Y,oprmemreg	Load Effective Address into 24-bit X, Y, or SP			
LEA S,(# <i>opr8i</i> ,S) LEA X,(# <i>opr8i</i> ,X) LEA Y,(# <i>opr8i</i> ,Y)	Add sign-extended 8-bit Immediate to X, Y, or SP no change to CCR bits	$(SP)$ + sign-extend $(M)$ $\Rightarrow$ $SP$ , or $(X)$ + sign-extend $(M)$ $\Rightarrow$ $X$ , or $(Y)$ + sign-extend $(M)$ $\Rightarrow$ $Y$		
	Subtract and Compare			
SUB D6,X,Y	Subtract without Carry	$(X) - (Y) \Rightarrow D6$		
SUB D6,Y,X		$(Y) - (X) \Rightarrow D6$		

### Linear S12 Core Reference Manual, Rev. 1.01

Table 5-9. Index and Pointer Manipulation Instructions (Sheet 3 of 3)

Source Forms	Function	Operation
CMP xy,#opr24i CMP xy,oprmemreg	Compare X or Y with Memory	(xy) - (M:M+1:M+2)
CMP S,# <i>opr24i</i> CMP S, <i>oprmemreg</i>	Compare stack pointer SP with Memory	(SP) – (M:M+1:M+2)
CMP X,Y	Compare X with Y	(X) – (Y)

#### 5.4.9.1 Load

Load instructions allow the 24-bit index registers or stack pointer to be loaded with a 24-bit immediate value or a 24-bit memory operand. Usually, other instructions use the 24-bit extended sub-mode of OPR addressing to handle loads from anywhere in memory, but for X, Y, and SP, there are more efficient 4-byte instructions to access global memory space.

There are even more efficient instructions to load X or Y with an 18-bit immediate value. These instructions work with other addressing modes such as 18-bit extended and 18-bit offset indexed modes to work more efficiently with control registers and RAM variables in the first 256K of the memory map.

#### 5.4.9.2 Pull and RTI

These instructions are included in this section because they include automatic stack pointer updates during execution. When any value is pulled (read) from the stack, the stack pointer is automatically post-incremented by the number of bytes in the value that was pulled so that SP points at the next value on the stack. In addition, the values in X and Y are restored by the RTI instruction to values that were previously saved on the stack.

#### 5.4.9.3 Store

Store instructions allow the 24-bit index registers or stack pointer to be stored in memory using OPR addressing mode. Usually, other instructions use the 24-bit extended sub-mode of OPR addressing to handle stores to anywhere in memory, but for X and Y there are more efficient 4-byte instructions to access global memory space.

### 5.4.9.4 Push, SWI, and WAI

These instructions are included in this section because they include automatic stack pointer updates during execution. When any value is pushed (written) onto the stack, the stack pointer is automatically pre-decremented by the number of bytes in the value that will be pushed. In addition, the values in X and Y are saved (stored) during the SWI and WAI instructions.

# 5.4.9.5 Load Effective Address (including signed addition)

There are two types of LEA instructions. The first type uses the OPR addressing modes and the effective address that is internally computed gets stored into D6, D7, X, Y, or SP rather than being used to access a

64 Freescale Semiconductor

Linear S12 Core Reference Manual, Rev. 1.01



memory operand. The second type adds an 8-bit immediate signed value to X, Y, or SP so it provides a very efficient way to adjust an index register or SP by a value between -128 and +127.

There are LEA instructions for D6 and D7 because these 32-bit CPU registers can be used for extra index registers in some application programs.

The quick immediate sub mode and the register as memory sub mode of the OPR addressing mode are not appropriate for use with LEA because these two sub modes do not access any memory operands and therefore do not compute an effective address. For all other OPR sub modes, an effective address is internally computed by the CPU. In the case of a load data register instruction, this effective address would be used to read data from memory, and in the case of a load effective address instruction (LEA), this effective address is saved in the selected index or pointer register.

### 5.4.9.6 Subtract and Compare

The subtract instructions subtract X–Y or Y–X and save the difference in the 32-bit D6 register. This allows an easy way to find the difference between two pointers (one in X and the other in Y).

Compare instructions compare X, Y, or SP to a 24-bit immediate value or a memory operand using OPR addressing. There is also an instruction for comparing X to Y. After a compare instruction, a program can execute signed or unsigned conditional branch instructions to control the flow of the program.

# 5.5 Program Control Instructions

Program control instructions manage the structure and flow of programs while the previously described register and memory instructions were used to manipulate data and perform computations. Program control instructions include branches, jumps, subroutine calls and returns, interrupt entry and return, and a few miscellaneous instructions like stop, wait, no operation (NOP), and background debug entry.

#### 5.5.1 Branch Instructions

All branch instructions in the S12Z have two possible offset ranges which determine how far these branches can send the program when the branch conditions are true. The choice between the shorter and the longer ranges is controlled by the most significant bit of the first byte of object code for the branch offset. A 1-byte offset includes this range select bit (0 in the MSB) and 7 bits of signed offset so this shorter branch can reach from –64 to +63 locations from the address of the first byte of object code for the branch instruction. When the range select bit is set (1 in the MSB), it indicates a 2-byte offset with the longer range. The 2-byte offset includes the range select bit (1 in the MSB) and 15 bits of signed offset so this longer branch can reach from –16,536 to +16,535 locations from the address of the first byte of object code for the branch instruction.

Most branch instructions in a typical application program can use the shorter range and the shorter branches require one less byte of object code than the longer branches. If a program ever needs to branch farther than +/-16K (which is very unusual), the programmer or compiler can choose an opposite branch around a jump instruction which can reach anywhere in memory.

There are four main kinds of branches in the S12Z. Unconditional branches include the BRA and BSR instructions where the branch is always taken. Common CCR-based branches include simple branches

based on a single CCR bit, signed branches, and unsigned branches. Bit-value branches use the state of a selected bit in a selected CPU data register or memory location to decide whether or not to branch. The third kind of branches are the loop control branches which decrement or test a counter in a CPU register or memory location and then branch on the conditions Not Equal, Equal, Plus, Minus, Greater Than, or Less Than or Equal.

Table 5-10 shows a summary of the conditional branch instructions.

Table 5-10. Conditional Branch Instructions (Sheet 1 of 2)

Source Forms	Function	Operation
	Unconditional Branches	
BRA oprdest	Branch Always	(if 1 = 1) Branch offset is 7 bits or 15 bits
BSR oprdest	Branch to Subroutine	$ \begin{array}{c} (SP)-3 \Rightarrow SP; \\ RTNH:RTNM:RTNL \Rightarrow M(SP):M(SP+1):M(SP+2); \\ Subroutine Address \Rightarrow PC \\ Branch offset is 7 bits or 15 bits \\ \end{array} $
	Simple Branches	
BCC oprdest	Branch if Carry Clear (same as BHS)	(if C = 0) Branch offset is 7 bits or 15 bits
BCS oprdest	Branch if Carry Set (same as BLO)	(if C = 1) Branch offset is 7 bits or 15 bits
BEQ oprdest	Branch if Equal	(if Z = 1) Branch offset is 7 bits or 15 bits
BMI oprdest	Branch if Minus	(if N = 1) Branch offset is 7 bits or 15 bits
BNE oprdest	Branch if Not Equal; R ≠ 0	(if Z = 0) Branch offset is 7 bits or 15 bits
BPL oprdest	Branch if Plus	(if N = 0) Branch offset is 7 bits or 15 bits
BVC oprdest	Branch if Overflow Bit Clear	(if V = 0) Branch offset is 7 bits or 15 bits
BVS oprdest	Branch if Overflow Bit Set	(if V = 1) Branch offset is 7 bits or 15 bits
	Signed Branches	
BGE oprdest	Branch if Greater Than or Equal; signed R ≥ M	(if N ^ V = 0) Branch offset is 7 bits or 15 bits
BGT oprdest	Branch if Greater Than; signed R > M	(if Z   (N ^ V) = 0) Branch offset is 7 bits or 15 bits

#### Linear S12 Core Reference Manual, Rev. 1.01



Table 5-10. Conditional Branch Instructions (Sheet 2 of 2)

Source Forms	Function	Operation
BLE oprdest	Branch if Less Than or Equal; signed R ≤ M	(if Z   (N ^ V) = 1) Branch offset is 7 bits or 15 bits
BLT oprdest	Branch if Less Than; signed R < M	(if N ^ V = 1) Branch offset is 7 bits or 15 bits
	Unsigned Branches	
BHI oprdest	Branch if Higher; unsigned R > M	(if C   Z = 0) Branch offset is 7 bits or 15 bits
BHS oprdest	Branch if Higher or Same; unsigned R ≥ M alternate mnemonic for BCC	(if C = 0) Branch offset is 7 bits or 15 bits
BLO oprdest	Branch if Lower; unsigned R < M alternate mnemonic for BCS	(if C = 1) Branch offset is 7 bits or 15 bits
BLS oprdest	Branch if Lower or Same; unsigned R ≤ M	(if C   Z = 1) Branch offset is 7 bits or 15 bits
	Branch on Bit Value	
BRCLR <i>Di</i> ,# <i>opr5i</i> , <i>oprdest</i> BRCLR. <i>bwl oprmemreg</i> ,# <i>opr5i</i> , <i>oprdest</i> BRCLR. <i>bwl oprmemreg</i> , <i>Dn</i> , <i>oprdest</i>	Test Bit n in Memory or in D <sub>i</sub> and branch if clear	Branch if (M) & bitn = 0 or if $(D_i)$ & bitn = 0 Branch offset is 7 bits or 15 bits
BRSET <i>Di</i> ,#opr5i,oprdest BRSET.bwl oprmemreg,#opr5i,oprdest BRSET.bwl oprmemreg,Dn,oprdest	Test Bit n in Memory or in D <sub>i</sub> and branch if set	Branch if (M) & bitn $\neq$ 0 or if (D <sub>i</sub> ) & bitn $\neq$ 0 Branch offset is 7 bits or 15 bits
	Loop Control Branches	
DBcc Di,oprdest DBcc xy,oprdest DBcc.bwpl oprmemreg,oprdest	Decrement D <sub>i</sub> , X, Y, or memory operand M, and branch if condition cc is true. cc can be Not Equal-DBNE, Equal-DBEQ, Plus-DBPL, Minus-DBMI, Greater Than-DBGT, or Less Than or Equal-DBLE	$(D_i) - 1 \Rightarrow D_i$ , or $(X) - 1 \Rightarrow X$ , or $(Y) - 1 \Rightarrow Y$ , or $(M) - 1 \Rightarrow M$ then branch on selected condition Branch offset is 7 bits or 15 bits
TBcc Di,oprmemreg,oprdest TBcc xy,oprmemreg,oprdest TBcc.bwpl oprmemreg,oprdest	Test D <sub>i</sub> , X, Y, or memory operand M, and branch if condition cc is true. cc can be Not Equal-DBNE, Equal-DBEQ, Plus-DBPL, Minus-DBMI, Greater Than-DBGT, or Less Than or Equal-DBLE	$(D_i) - 0 \Rightarrow D_i$ , or $(X) - 0 \Rightarrow X$ , or $(Y) - 0 \Rightarrow Y$ , or $(M) - 0 \Rightarrow M$ then branch on selected condition Branch offset is 7 bits or 15 bits

### 5.5.1.1 Unconditional Branches and Branch on CCR conditions

Branch instructions can also be classified by the type of condition that must be satisfied in order for a branch to be taken. Some instructions belong to more than one classification. These classifications are:

- The unconditional branch (BRA and BSR) instructions always execute.
- Simple branches are taken when a specific bit in the condition code register is in a specific state as a result of a previous operation.

Linear S12 Core Reference Manual, Rev. 1.01

- Unsigned branches are taken when comparison or test of unsigned quantities results in a specific combination of condition code register bits.
- Signed branches are taken when comparison or test of signed quantities results in a specific combination of condition code register bits.

If the branch conditions are true, execution continues at the specified destination address (branch taken), otherwise execution continues with the next instruction after the branch instruction (branch not taken). The branch is accomplished by conditionally adding the signed offset to the PC address of the branch instruction. The programmer specifies the destination as an address or program label and the assembler or compiler translates that into the appropriate signed offset value.

#### 5.5.1.2 Branch on Bit Value

The bit condition branches are taken when the specified bit in a CPU data register or memory operand are in a specific state. A 5-bit operand provided by the instruction determines which bit in the operand will be tested for set (1) or clear (0). The 5-bit bit-number operand may be supplied as an immediate value or as the low order 5 bits of a CPU data register. The operand to be tested may be a CPU data register or a byte, word, or long-word memory operand.

If the tested bit is in the expected state, execution continues at the specified destination address (branch taken), otherwise execution continues with the next instruction after the branch instruction (branch not taken). The branch is accomplished by conditionally adding the signed offset to the PC address of the branch instruction. The programmer specifies the destination as an address or program label and the assembler or compiler translates that into the appropriate signed offset value.

### 5.5.1.3 Loop Control Branches (decrement and branch or test and branch)

Loop control branches use a loop count or loop control variable which is decremented or tested before determining whether the branch should be taken or not. The loop count or control variable may be one of the eight CPU data registers, X, Y, or a byte, word, pointer, or long-word variable in memory.

When the loop count is decremented by one for each pass through the loop, the decrement is included as part of the decrement-and-branch instruction. If the loop control variable will be adjusted by some amount other than -1 for each pass through the loop, the adjustment must be done with separate instructions in the loop and the loop control branch will test the control variable and then branch or not branch based on the value (test-and-branch).

Decrement and branch and Test and branch each have the same six choices for the branch condition. The branch conditions are Not Equal-DBNE/TBNE, Equal-DBEQ/TBEQ, Plus-DBPL/TBPL, Minus-DBMI/TBMI, Greater Than-DBGT/TBGT, and Less Than or Equal-DBLE/TBLE. If the loop test condition is true, execution continues at the specified destination address (branch taken), otherwise execution continues with the next instruction after the branch instruction (branch not taken). The branch is accomplished by conditionally adding the signed offset to the PC address of the branch instruction. The programmer specifies the destination as an address or program label and the assembler or compiler translates that into the appropriate signed offset value.



### 5.5.2 **Jump**

Jump (JMP) instructions cause immediate changes in sequence. The JMP instruction loads the PC with an address in the 16 megabyte memory map, and program execution continues at that address. The address can be provided as an absolute 24-bit address or determined by the general OPR address modes. The OPR sub modes include indexed, indexed indirect, and short extended addressing mode options. Because the quick immediate and register-as-memory sub modes of OPR addressing do not generate a memory address, these two sub modes are not appropriate for a jump instruction. The 24-bit extended version of the jump instruction is just as efficient as the 18-bit extended OPR sub mode and more efficient than the 24-bit extended sub mode of OPR addressing so the absolute 24-bit extended version of the instruction is preferred compared to those OPR sub modes.

**Table 5-11. Jump and Subroutine Instructions** 

Source Forms	Function	Operation
JMP opr24a JMP oprmemreg	Jump (unconditional)	Effective Address ⇒ PC

### 5.5.3 Subroutine Calls and Returns

Subroutine instructions optimize the process of transferring control to a code segment that performs a particular task, and then returning to the main program. A branch to subroutine (BSR) or a jump to subroutine (JSR) can be used to initiate subroutines. A return address is stacked, then execution begins at the subroutine address. Subroutines may be located anywhere in the 16 megabyte memory space (where there is RAM, ROM, or flash memory) and are terminated with a return-from-subroutine (RTS) instruction. RTS unstacks the return address so that execution resumes with the instruction after BSR or JSR.

Because JSR instructions are used often, there is a dedicated 24-bit extended addressing version of JSR to improve code-size efficiency. BSR is more efficient than this JSR when the subroutine is within about +/-64 or +/-16K of the calling instruction. JSR can specify the subroutine address with any of the usable OPR sub modes. Because the quick immediate and register-as-memory sub modes of OPR addressing do not generate a memory address, these two sub modes are not appropriate for a JSR instruction. The 24-bit extended version of the JSR instruction is just as efficient as the 18-bit extended OPR sub mode and more efficient than the 24-bit extended sub mode of OPR addressing so the absolute 24-bit extended version of the instruction is preferred compared to those OPR sub modes.

Table 5-12 shows a summary of the jump and subroutine instructions.

Table 5-12. Jump and Subroutine Instructions (Sheet 1 of 2)

Source Forms	Function	Operation
JSR opr24a JSR oprmemreg	Jump to Subroutine	$ \begin{array}{l} (SP)-3 \Rightarrow SP; \\ RTNH:RTNM:RTNL \Rightarrow M(SP):M(SP+1):M(SP+2); \\ Subroutine \ Address \Rightarrow PC \end{array} $

Linear S12 Core Reference Manual, Rev. 1.01

Table 5-12. Jum	p and Subroutine	Instructions (	(Sheet 2 of 2)	,

Source Forms	Function	Operation
BSR oprdest	Branch to Subroutine	$(SP) - 3 \Rightarrow SP;$ RTNH:RTNM:RTNL $\Rightarrow$ M(SP):M(SP+1):M(SP+2); Subroutine Address $\Rightarrow$ PC Branch offset is 7 bits or 15 bits
RTS	Return from Subroutine	$(M(SP):M(SP+1):M(SP+2)) \Rightarrow PCH:PCM:PCL;$ $(SP) + 3 \Rightarrow SP$

### 5.5.4 Interrupt Handling

Interrupt instructions handle transfer of control to an interrupt service routine (ISR) that performs a time-critical task. There are five instructions related to stacking and interrupt entry, one related to returning to the main program, and two for enabling and disabling the maskable interrupts. Interrupt service routines are similar to subroutines in that they are separate blocks of program code that are executed outside the normal flow of the main program, but they differ from subroutines in two ways. First, all interrupts except SWI/SYS or TRAP/SPARE are triggered by system events outside the normal flow of (and typically asynchronous to) the main program, and second because all of the CPU registers are saved on the stack for interrupts while only the return PC is automatically saved for subroutines. Software interrupts (SWI, SYS) can be thought of as a JSR instruction that saves all of the CPU registers.

The way the program returns from an interrupt is to restore all of the CPU registers from the stack in the reverse of the order they were saved as the program entered the interrupt. The last CPU register to be restored is the PC of the instruction that would have executed next if the interrupt had not occurred. RTS was used to return from a subroutine and a program would use an RTI to return from an interrupt. Chapter 7, "Exceptions" covers interrupt exception processing in more detail.

Interrupts also have the concept of masking so that they can be prevented from interrupting the main program at times when it might be bad to be interrupted. Some critical interrupt sources such as the COP watchdog or voltage monitors are considered too important to be disabled even for a short time. The majority of interrupts such as those from I/O pins or on-chip peripheral modules, are maskable by the I control bit in the CCR. When I is set (1), so-called I-interrupts are temporarily blocked until the I bit is cleared. Interrupts that occur while I=1 are considered pending but normal processing continues undisturbed until I is cleared. When I is cleared, the highest priority pending interrupt is serviced first. As an ISR is entered, the I bit becomes set so that the CPU does not get stuck in an infinite loop trying to respond to the interrupt source. Generally, the interrupt is cleared in the ISR before returning to the main program. It is possible to clear I within an ISR, but this allows nested interrupts which require more programming skill to use properly. CLI assembles or compiles to an ANDCC instruction with a mask bit cleared corresponding to the I bit in the CCR. SEI assembles or compiles to an ORCC instruction with a mask bit set corresponding to the I bit in the CCR.

Table 5-13 shows a summary of the interrupt instructions.



Table 5-13. Interrupt Instructions (Sheet 1 of 2)

Source Forms	Function	Operation		
	Interrupt Stacking			
SWI	Software Interrupt	$ \begin{array}{c} (SP)-3\Rightarrow SP; \ RTNH:RTNM:RTNL\Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3\Rightarrow SP; \ YH:YM:YL\Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3\Rightarrow SP; \ XH:XM:XL\Rightarrow M(SP)\sim M(SP+2);\\ (SP)-4\Rightarrow SP; \ D7H:D7MH:D7ML:D7L\Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4\Rightarrow SP; \ D6H:D6MH:D6ML:D6L\Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4\Rightarrow SP; \ D4H:D4L, \ D5H:D5L\Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4\Rightarrow SP; \ D2H:D2L, \ D3H:D3L\Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4\Rightarrow SP; \ CCH, \ CCL, \ D0, \ D1\Rightarrow M(SP)\sim M(SP+3);\\ 0\Rightarrow U; \ 1\Rightarrow I; \ (SWI \ Vector)\Rightarrow PC \end{array} $		
SYS	System Call Software Interrupt	$(SP) - 3 \Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 \Rightarrow SP; YH:YM:YL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 \Rightarrow SP; XH:XM:XL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 4 \Rightarrow SP; DFI:D7MH:D7ML:D7L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP) \sim M(SP+3); \\ 0 \Rightarrow U; 1 \Rightarrow I; (SYS Vector) \Rightarrow PC$		
TRAP #trapnum	Unimplemented (pg2) Opcode Trap Interrupt	$\begin{split} (SP) - 3 &\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 &\Rightarrow SP; YH:YM:YL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 &\Rightarrow SP; XH:XM:XL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 4 &\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 &\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 &\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 &\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 &\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP) \sim M(SP+3); \\ 0 &\Rightarrow U; 1 \Rightarrow I; (TRAP \ Vector) \Rightarrow PC \end{split}$		
SPARE	Unimplemented pg1 Opcode Trap Interrupt	$ \begin{array}{l} (SP) - 3 \Rightarrow SP; \ RTNH:RTNM:RTNL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 \Rightarrow SP; \ YH:YM:YL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 3 \Rightarrow SP; \ XH:XM:XL \Rightarrow M(SP) \sim M(SP+2); \\ (SP) - 4 \Rightarrow SP; \ D7H:D7MH:D7ML:D7L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; \ D6H:D6MH:D6ML:D6L \Rightarrow \\ M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; \ D4H:D4L, \ D5H:D5L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; \ D2H:D2L, \ D3H:D3L \Rightarrow M(SP) \sim M(SP+3); \\ (SP) - 4 \Rightarrow SP; \ CCH, \ CCL, \ D0, \ D1 \Rightarrow M(SP) \sim M(SP+3); \\ 0 \Rightarrow U; \ 1 \Rightarrow I; \ (pg1 \ TRAP \ Vector) \Rightarrow PC \end{array} $		

Table 5-13. Interrupt Instructions (Sheet 2 of 2)

Source Forms	Function	Operation		
WAI	Wait for Interrupt	$\begin{split} (SP)-3&\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-4&\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)\sim M(SP+3);\\ when interrupt occurs, 1&\Rightarrow I; (Vector) \Rightarrow PC \end{split}$		
	Interrupt Return			
RTI	Return from Interrupt	$\begin{split} &(M(SP)\text{-}M(SP+3)) \Rightarrow CCH\text{:}CCL, D0, D1; (SP)\text{+}4 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+3)) \Rightarrow D2H\text{:}D2L, D3H\text{:}D3L; (SP)\text{+}4 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+3)) \Rightarrow D4H\text{:}D4L, D5H\text{:}D5L; (SP)\text{+}4 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+3)) \Rightarrow D6H\text{:}D6MH\text{:}D6ML\text{:}D6L; (SP)\text{+}4 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+3)) \Rightarrow D7H\text{:}D7MH\text{:}D7ML\text{:}D7L; (SP)\text{+}4 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+2)) \Rightarrow XH\text{:}XM\text{:}XL; (SP)\text{+}3 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+2)) \Rightarrow YH\text{:}YM\text{:}L; (SP)\text{+}3 \Rightarrow SP \\ &(M(SP)\text{-}M(SP+2)) \Rightarrow RTNH\text{:}RTNM\text{:}RTNL; (SP)\text{+}3 \Rightarrow SP \end{split}$		
	Interrupt Enable and Disable			
CLI	Clear I Bit; (I can only be changed in supervisor state)  Translates to ANDCC #\$EF (enables I interrupts)	0 ⇒ I		
SEI	Set I Bit; (inhibit I interrupts)  Translates to ORCC #\$10	1⇒I		

The SYS instruction is similar to SWI except that is located on page 2 of the opcode map (requires 2 bytes of object code instead of 1) and it uses a separate vector from SWI. SYS provides for a way to change from user state to supervisor state (change U from 1 to 0). This is not usually possible using other instructions in a user state program because all instructions except SYS/SWI and TRAP/SPARE are prevented from changing U from 1 to 0. SWI could be used to change from user to supervisor state, but SWI is sometimes used by debug programs so a separate SYS instruction was included.

A TRAP exception is caused by any unimplemented opcode on page 2 of the opcode map. TRAP causes an exception using the separate TRAP vector. The TRAP ISR can determine which unimplemented opcode caused the TRAP exception by checking the return address on the stack and then reading the instruction opcode from memory at the two bytes before the return address.

SPARE is similar to TRAP except it is caused by execution of an unimplemented (spare) opcode on page 1 of the opcode map and it uses a separate vector. It is important to distinguish between page 1 and page 2 unimplemented opcodes so that the ISR knows where to look in memory for the unimplemented opcode that was responsible for the exception.



WAI causes the CPU to save the CPU register context on the stack as if an exception had occurred, and then suspend processing until an exception does occur. This can be useful to synchronize program execution to an event with less uncertainty. The event could be an external signal or a system event that is effectively independent of the running program such as a timer event or a received character. WAI reduces response time to the interrupt by stacking the registers on entry to wait so that this doesn't need to be done when the interrupt arrives. WAI also eliminates the uncertainty of waiting for the current instruction to complete before responding to the interrupt.

Wait instructions can only be executed when the CPU is in supervisor state. In user state WAI acts similar to a NOP instruction and execution continues to the next instruction. This helps prevent accidental entry into standby modes.

#### 5.5.5 Miscellaneous Instructions

There are a few more instructions that do not fit neatly into any of the categories discussed so far. These instructions are used to place the MCU system in low power operating modes, a no-operation instruction which doesn't do anything except take up a byte of program space and a bus cycle of execution time, and an instruction that can place the system in background debug mode for development purposes.

Table 5-14 shows these remaining miscellaneous instructions.

Table 5-14. Stop, Wait, NOP, and BGND Instructions (Sheet 1 of 2)

Source Forms	Function	Operation
	Low-Power Stop and Wait	
STOP	STOP All Clocks and enter a low power state If S control bit = 1, the STOP instruction is disabled and acts like a NOP.	$\begin{split} (SP)-3&\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-4&\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)\sim M(SP+3);\\ STOP All Clocks \end{split}$
WAI	Wait for Interrupt	$\begin{split} (SP)-3&\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-3&\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)\sim M(SP+2);\\ (SP)-4&\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow\\ M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)\sim M(SP+3);\\ (SP)-4&\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)\sim M(SP+3);\\ when interrupt occurs, 1&\Rightarrow I; (Vector) \Rightarrow PC \end{split}$
	No Operation (NOP)	
NOP	No operation	-

Linear S12 Core Reference Manual, Rev. 1.01

Table 5-14, Stop.	Wait NOP	and RGND	Instructions	(Sheet 2 of 2)
14. 3. 14. 3. 10p.	. Wait. NOF	. aliu buiyb	แเรน นะแบแร	COLLECT TO THE

Source Forms	Function Operation						
	Enter Active Background Debug Mode (BGND)						
BGND Enter active Background mode enter Background if BDM enabled; else contin							

## 5.5.5.1 Low Power (Stop and Wait)

Two instructions put the S12Z CPU in inactive states that reduce power consumption. The stop instruction (STOP) stacks a return address and the contents of CPU registers and accumulators, then halts all system clocks. Refer to the data sheet for a specific MCU to learn more about variations of stop modes. Stop modes are commonly used to reduce system power to an absolute minimum when there is no processing to be done. A common power-saving strategy is to keep the system in stop mode most of the time and wake up briefly at regular intervals to check to see if any new activity needs processing attention.

The wait instruction (WAI) stacks a return address and the contents of CPU registers, then waits for an interrupt service request; however, system clock signals continue to run. This reduces power by placing the CPU in a standby state, but for more significant power savings, stop modes are recommended.

The time needed to wake up from stop or wait modes depends upon how much circuitry was shut down during the stop or wait mode. Wait mode leaves regulators turned on and clocks running so the wake-up time is very fast. The lowest power stop modes turn off clocks, oscillators, and, in some technologies, even regulator power to large sections of the MCU. In those cases, extra time is needed to get regulators running and stable as well as oscillator startup time. Refer to the data sheet for each specific MCU for more details about stop modes and wake-up times.

Stop and wait instructions can only be executed when the CPU is in supervisor state. In user state these instructions act similar to NOP instructions and execution continues to the next instruction. This helps prevent accidental entry into standby modes.

## 5.5.5.2 No Operation (NOP)

Null operations are often used to replace other instructions during software debugging. Null operations can also be used in software delay programs to consume execution time without disturbing the contents of other CPU registers or memory; however, using instruction delays to control program timing is discouraged because maintaining such programs is difficult as processor technology advances and speeds increase.

## 5.5.5.3 Go to active background debug mode (BGND)

Background debug mode (BDM) is a special S12Z operating mode that is used for system development and debugging. Executing enter background debug mode (BGND) when BDM is enabled puts the S12Z in this mode. In normal application programs, there is no debug tool connected to the system and the background debug mode is disabled by ENBDM=0 so the BGND instruction acts similar to a NOP instruction. This feature is intended to prevent accidental entry into background debug mode when there is no debug system connected.



# **Chapter 6 Instruction Glossary**

## 6.1 Introduction

This section is a comprehensive reference to the Linear S12Z CPU instruction set.

## 6.2 Glossary

This subsection contains an entry for each assembly mnemonic, in alphabetic order.

**ABS** 

#### **Absolute Value**

**ABS** 

### Operation

 $|(Di)| \Rightarrow Di$ 

#### Syntax Variations

#### **Addressing Modes**

ABS Di	INH
--------	-----

### **Description**

Replace the content of Di with its absolute value. Operation size depends on (matches) the size of Di. If the content of Di is negative, it is replaced with its two's complement value. If the content of Di is either positive, zero or a two's complement overflow occurred, Di remains unchanged. Two's complement overflow occurs only when the original value has its MSB set and all other bits clear (the most negative value possible for the size, that is either 0x80, 0x8000, or 0x80000000), two's complement overflow occurs because it is not possible to express a positive two's complement value with the same magnitude.

#### **CCR Details**

_					IPL	_							
_	-	_	_	_	_	_	_	_	_	Δ	Δ	Δ	_

N: Set if a two's complement overflow resulted from the operation. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.

#### **Detailed Instruction Formats**

#### **INH**

	7	6	5	4	3	2	1	0	
	0	0	0	1	1	0	1	1	1B
	0	1	0	0	0	S	D REGISTER	Di	4n
1	B 4n		Al	BS D	i				

#### Instruction Fields

SD REGISTER Di - This field specifies the number of the data register Di used for the source and destination for the operation (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).



## **ADC**

#### Add with Carry



### Operation

 $(Di) + (M) + C \Rightarrow Di$ 

Synta	ax Variations	Addressing Modes
ADC	Di,#oprimmsz	IMM1/2/4
ADC	Di,oprmemreg	OPR/1/2/3

#### **Description**

Add with carry to register Di and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Cleared if the result is non-zero, unchanged otherwise to allow Z to reflect the cumulative result of an extended series if ADD and ADC instructions.
- V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.
- C: Set if there is a carry from the MSB of the result. Cleared otherwise.

#### **Detailed Instruction Formats**

#### IMM1/2/4

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	1	0	1	0	S	D REGISTER I	Di	5p	
	IMMEDIATE DATA								
	(C	OPTIONAL IMM	IEDIATE DATA	DEPENDING	ON SIZE OF D	01)			
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)									
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)									

 1B 5p i1
 ADC
 Di,#opr8i ; for Di = 8-bit D0 or D1

 1B 5p i2 i1
 ADC
 Di,#opr16i ; for Di = 16-bit D2, D3, D4, or D5

 1B 5p i4 i3 i2 i1
 ADC
 Di,#opr32i ; for Di = 32-bit D6 or D7

#### OPR/1/2/3

	7	6	5	4	3	2	1	0		
ſ	0	0	0	1	1	0	1	1	1B	
Ī	0	0 1 1 0 0 SD REGISTER D <i>i</i>								
Ī	OPR POSTBYTE xb									
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)			
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1D C	1-	7 D.C	D: #
1B 6n x	XD	ADC	Di, #oprsxe4i ; -1, +1, 2, 314, 15
1B 6n x	xb	ADC	$\mathtt{D}i$ , $\mathtt{D}j$
1B 6n x	xb	ADC	Di,(opru4,xys)
1B 6n x	xb	ADC	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 6n x	xb	ADC	Di,(Dj,xys)
1B 6n x	xb	ADC	Di, [Dj, xy]
1B 6n x	xb x1	ADC	Di,(oprs9,xysp)
1B 6n x	xb x1	ADC	Di,[oprs9,xysp]
1B 6n x	xb x1	ADC	Di, opru14
1B 6n x	xb x2 x1	ADC	Di,(opru18,Dj)
1B 6n x	xb x2 x1	ADC	Di,opru18
1B 6n x	xb x3 x2 x1	ADC	Di,(opr24,xysp)
1B 6n x	xb x3 x2 x1	ADC	Di,[opr24,xysp]
1B 6n x	xb x3 x2 x1	ADC	Di,(opru24,Dj)
1B 6n x	xb x3 x2 x1	ADC	Di,opr24
1B 6n x	xb x3 x2 x1	ADC	Di,[opr24]

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



## **ADD**

#### **Add without Carry**



### Operation

 $(Di) + (M) \Rightarrow Di$ 

Syntax	Variations	Addressing Modes
ADD	Di,#oprimmsz	IMM1/2/4
ADD	Di,oprmemreg	OPR/1/2/3

### **Description**

Add without carry to register Di and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

_					IPL	_							
-	_	_	_	_	-	_	_	_	_	Δ	Δ	Δ	Δ

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.

C: Set if there is a carry from the MSB of the result. Cleared otherwise.

#### **Detailed Instruction Formats**

#### IMM1/2/4

7	6	5	4	3	2	1	0								
0	1	0	1	0	SD REGISTER Di										
	IMMEDIATE DATA														
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)														
	((	OPTIONAL IMM	IEDIATE DATA	DEPENDING	ON SIZE OF	D <i>i</i> )		1							
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)														
								-							

 5p i1
 ADD
 Di, #opr8i ; for Di = 8-bit D0 or D1

 5p i2 i1
 ADD
 Di, #opr16i ; for Di = 16-bit D2, D3, D4, or D5

 5p i4 i3 i2 i1
 ADD
 Di, #opr32i ; for Di = 32-bit D6 or D7

6

5

ADD

ADD

ADD

ADD

ADD

ADD

ADD

#### OPR/1/2/3

,	U	3	7	3	_		U	
0	1	1	0	0		SD REGISTER	. D <i>i</i>	6n
			OPR PO	STBYTE	•			xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-I	MODE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-I	MODE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-I	MODE)		
6n xb		A	DD D	i,#oprsxe4i	;-1, +1,	2, 314,	15	
6n xb		A	DD D	i,Dj				
6n xb		A	DD D	i,(opru4,xy	s)			
6n xb		A	DD D	i, { (+-xy)   (	xy+-)   ( <i>-s</i>	)   (s+)}		
6n xb		A	DD D	i,(Dj,xys)				
6n xb		A	DD D	i,[Dj,xy]				
6n xb x1		A	DD D	i,(oprs9,xy	sp)			
6n xb x1		A	DD D	i,[oprs9,xy	sp]			
6n xb x1		A	DD D	i,opru14				

3

Di, (opru18, Dj)

Di, (opr24, xysp)

Di, [opr24, xysp]

Di, (opru24, Dj)

Di, opru18

Di, opr24

Di, [opr24]

0

#### **Instruction Fields**

6n xb x2 x1

6n xb x2 x1

6n xb x3 x2 x1

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



## **AND**

#### **Bitwise AND**



81

### Operation

 $(Di) & (M) \Rightarrow Di$ 

Synta	ax Variations	Addressing Modes
AND	Di,#oprimmsz	IMM1/2/4
AND	Di,oprmemreg	OPR/1/2/3

#### **Description**

Bitwise AND register Di with a memory operand and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, operand can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

	U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
ſ	_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

#### **Detailed Instruction Formats**

#### IMM1/2/4

7		6	5	4	3	2	1	0						
0	0 1 0 1 1 SD REGISTER D <i>i</i>													
	IMMEDIATE DATA													
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)													
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)													
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)													
									-					

 5p i1
 AND
 Di, #opr8i ; for Di = 8-bit D0 or D1

 5p i2 i1
 AND
 Di, #opr16i ; for Di = 16-bit D2, D3, D4, or D5

 5p i4 i3 i2 i1
 AND
 Di, #opr32i ; for Di = 32-bit D6 or D7

Linear S12 Core Reference Manual, Rev. 1.01

#### OPR/1/2/3

7	6	5	4	3	2	1	0	
0	1	1	0	1		SD REGISTER	D <i>i</i>	6q
			OPR PO	STBYTE				xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-M	ODE)		
	,	TIONAL ADDR				<u>'</u>		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-M	ODE)		
6q xb		A	ND D	i,#oprsxe4i	; -1, +1,	2, 314, 1	15	
6q xb		Al	ND D	i,Dj				
6q xb		Al	ND D	i,(opru4,xy	s)			
6q xb		Al	ND D	i, { (+-xy)   (	xy+-)   (-s)	(s+)}		
6q xb		Al	ND D	i,(Dj,xys)				
6q xb		Al	ND D	i,[Dj,xy]				
6q xb x1		Al	ND D	i,(oprs9,xy	sp)			
6q xb x1		Al	ND D	i,[oprs9,xy	sp]			
6q xb x1		Al	ND D	i,opru14				

AND

AND

AND

AND

AND

AND

AND

Di, (opru18, Dj)

Di, (opr24, xysp)

Di, [opr24, xysp]

Di, (opru24, Dj)

Di, opru18

Di, opr24

Di, [opr24]

#### **Instruction Fields**

6q xb x2 x1

6q xb x2 x1

6q xb x3 x2 x1

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



## **ANDCC**

#### **Bitwise AND CCL with Immediate**

## **ANDCC**

### Operation

 $(CCL) & (M) \Rightarrow CCL$ 

#### **Syntax Variations**

### **Addressing Modes**

ANDCC #opr8i	IMM1
--------------	------

#### **Description**

Performs a bitwise AND operation between the 8-bit immediate memory operand and the content of CCL (the low order 8 bits of the CCR). The result is stored in CCL.

When the CPU is in user state, this instruction is restricted to changing the condition codes (the flags N, Z, V, C) and cannot change the settings in the S, X, or I bits.

#### **CCR Details**

	С	V	Z	N	I	-	X	S		IPL		-	-	-	-	U
supervisor state	↓	₩	₩	₩	₩	_	₩	₩	_	_	_	_	_	_	_	_
user state	↓	₩	↓	↓	_	-	_	_	_	_	_	_	_	_	_	_

Condition code bits are cleared if the corresponding bit in the immediate mask is 0. Condition code bits remain 0 if they were 0 before the operation.

#### **Detailed Instruction Formats**

#### IMM<sub>1</sub>

	7	6	5	4	3	2	1	0				
ſ	1	1	0	0	1	1	1	0	CE			
	IMMEDIATE DATA											

CE il ANDCC #opr8i




**ASL** 

#### Arithmetic Shift Left

**ASL** 

Operation



#### **Syntax Variations**

#### **Addressing Modes**

ASL	Dd, Ds, Dn	REG-REG
ASL	Dd, Ds, #opr5i	REG-IMM (1-bit, or 5-bit)
ASL	Dd, Ds, oprmemreg	REG-OPR/1/2/3
ASL.bwp1	Dd,oprmemreg,#opr5i	OPR/1/2/3-IMM (1-bit, or 5-bit)
ASL.bwp1	Dd, oprmemreg, oprmemreg	OPR/1/2/3-OPR/1/2/3
ASL	Di,#opr1i ;2-operand, n=1 or 2	REG-IMM (2-operand)
ASL.bwp1	oprmemreg, #opr1i ;2-operand, n=1 or 2	OPR/1/2/3-IMM (2-operand)

### Description

Arithmetically shifts an operand n bit-positions to the left. The result is saved in a CPU register, or in the case of a 2-operand shift the result is saved in the same memory location or register used for the source. The operand to be shifted may be one of the eight data registers or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The number of bit positions to shift the operand is supplied in a 1-bit or 5-bit immediate operand or in the low order 5 bits of a register or byte-sized memory operand. When the number of bit positions to shift is provided in a 5-bit immediate value, the least significant bit is encoded in the sb postbyte and the higher four bits are encoded as a short-immediate value in the xb postbyte. If the destination register is wider than the source operand, the source operand is sign-extended to the width of the destination register before shifting. If the destination register is narrower than the source operand, the operand is shifted and then truncated to the width of the destination register. Zero is shifted into the LSB and the MSB is shifted out through the carry bit (C). The N-flag is set according to the inverted MSB of the operand. This can be used by the SAT instruction (together with the V-flag) to saturate the result.

#### **CCR Details**

_					IPL	_							_
_	_	_	_	_	_	_	_	-	1	Δ	Δ	Δ	Δ

N: Set if the MSB of the operand is zero. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if there is a signed overflow (if the MSB would change state during a bit-by-bit shift). Set if truncation changes the sign or magnitude of the result. Cleared otherwise.



C: Set if the last bit shifted out of the MSB of the operand was set before the shift, cleared otherwise. If the shift count is 0, C is not changed.

## **Detailed Instruction Formats**

#### **REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
A/L=1	L/R=1	0	1	х	SOURCE REGISTER Ds			sb
1	0	1	1	1	PARAN	METER REGIS	TER D <i>n</i>	xb

1n sb xb ASL Dd, Ds, Dn

#### REG-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	IATION REGIS	TER Dd	1n
A/L=1	L/R=1	0	0	N[0]	SOURCE REGISTER Ds			sb

1n sb ASL Dd, Ds, #opr1i

#### **REG-IMM** (normal shift by 0 to 31 positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
A/L=1	L/R=1	0	0	N[0] SOURCE REGISTER Ds			R Ds	sb
0	1	1	1	N[4:1]				xb

1n sb xb ASL Dd, Ds, #opr5i ; N[0] in sb, N[4:1] in xb

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTI	TINATION REGISTER Dd		1n			
A/L=1											
OPR POSTBYTE (specifes number of shifts in byte-sized memory operand)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1n sb xb ASL Dd, Ds, Dn ; see REG-REG 1n sb xb ASL Dd, Ds, #opr5i ; see REG-IMM n=xb[3:0]:sb[3] 1n sb xb ASL Dd, Ds, (opru4, xys) 1n sb xb ASL  $Dd, Ds, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$ 1n sb xb Dd, Ds, (Di, xys) ASL 1n sb xb ASL Dd, Ds, [Di, xy] 1n sb xb x1 Dd, Ds, (oprs9, xysp) ASL 1n sb xb x1 ASL Dd, Ds, [oprs9, xysp] 1n sb xb x1 Dd, Ds, opru14 ASL 1n sb xb x2 x1 Dd, Ds, (opru18, Di) ASL 1n sb xb x2 x1 Dd, Ds, opru18 ASL 1n sb xb x3 x2 x1 ASL Dd, Ds, (opr24, xysp) 1n sb xb x3 x2 x1 ASL Dd, Ds, [opr24, xysp] 1n sb xb x3 x2 x1 ASL Dd, Ds, (opru24, Di) 1n sb xb x3 x2 x1 ASL Dd, Ds, opr24 1n sb xb x3 x2 x1 ASL Dd, Ds, [opr24]

Linear S12 Core Reference Manual, Rev. 1.01

## OPR/1/2/3-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTIN	IATION REGIST	ΓER Dd	1n			
A/L=1	L/R=1	1	0	N[0]	0	SIZE (.B, .	W, .P, .L)	sb			
	OPR POSTBYTE (specifes source operand to be shifted)										
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		ĺ			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		1			

1n sb xb	ASL.bwpl	#oprsxe4i,#opr1i
1n sb xb	ASL.bwpl	Ds,#opr1i ;see more efficient REG-IMM version
1n sb xb	ASL.bwpl	(opru4,xys),#opr1i
1n sb xb	ASL.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, #opr1i$
1n sb xb	ASL.bwpl	(Di,xys),#opr1i
1n sb xb	ASL.bwpl	[Di,xy],#opr1i
1n sb xb x1	ASL.bwpl	(oprs9,xysp),#opr1i
1n sb xb x1	ASL.bwpl	[oprs9,xysp],#opr1i
1n sb xb x1	ASL.bwpl	opru14,#opr1i
1n sb xb x2 x1	ASL.bwpl	(opru18,Di),#opr1i
1n sb xb x2 x1	ASL.bwpl	opru18,#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	(opr24,xysp),#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	[opr24,xysp],#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	(opru24,Di),#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	opr24,#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	[opr24],#opr1i

## OPR/1/2/3-IMM (normal shift by 0 to 31 positions)

1n sb xb x3 x2 x1 xb

The upper four bits of the 5-bit number of shifts are in a second xb postbyte.

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	IATION REGI	STER Dd 1n	
A/L=1	L/R=1	1	1	N[0]	0	SIZE (.B	, .W, .P, .L) sb	
				ource operand			xb	
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		
	•				ADDRESS-MO	,		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		
0	1	1	1		N[4	l:1]	xb	
1n sb xb xb		А	SL <i>.bwpl</i> #	oprsxe4i,#o	pr5i			
1n sb xb xb		A	SL.bwpl D	i,#opr5i ;s	ee more eff:	icient REG-	-IMM version	
1n sb xb xb		A	SL <i>.bwpl</i> (	opru4,xys),	#opr5i			
1n sb xb xb		A	SL.bwpl {	(+-xy)   (xy+	-)   (-s)   (s+	)},# <i>opr5i</i>		
1n sb xb xb		A	SL <i>.bwpl</i> (.	Di,xys),#op.	r5i			
1n sb xb xb		A	SL <i>.bwpl</i> [.	Di,xy],#opr	5i			
1n sb xb x1	xb	A	SL <i>.bwpl</i> (	oprs9,xysp)	,#opr5i			
1n sb xb x1	xb	A	SL <i>.bwpl</i> [	oprs9,xysp]	,#opr5i			
1n sb xb x1	xb	A	SL <i>.bwpl o</i>	pru14,#opr5.	i			
1n sb xb x2	x1 xb	A	SL.bwpl (	opru18,Di),	#opr5i			
1n sb xb x2	x1 xb	A	SL.bwpl o	pru18,#opr5	i			
1n sb xb x3	x2 x1 xb	A	SL.bwpl (	opr24,xysp)	,# <i>opr5i</i>			
1n sb xb x3	x2 x1 xb	A	SL <i>.bwpl</i> [	opr24,xysp]	,#opr5i			
1n sb xb x3	x2 x1 xb	A	SL.bwpl (	(opru24,Di),#opr5i				
1n sb xb x3	x2 x1 xb	A	SL.bwpl o	pr24,#opr5i				

Linear S12 Core Reference Manual, Rev. 1.01

ASL.bwpl

[opr24],#opr5i



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTIN	NATION REGISTER Dd					
A/L=1	L/R=1	1	1	x or N[0]	0	SIZE (.B, .	W, .P, .L)	sb			
OPR POSTBYTE (for source operand)											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	,			PENDING ON .		,		1			
				ifts - byte sized				xb			
	*			PENDING ON .		•		1			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		7			

Opcode postbyte	Source operand object code	Parameter # of shifts object code	Instruction Mnemonic		Source Format for Source Operand (select 1 option in this col)	Source Format for Parameter (# of shifts) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#opr5i ;N[4:1] in xb
	xb				Ds,	
	1	xb	_			Dn
	xb	xb			(opru4,xys),	(opru4,xys)
	xb				(+-xy)   (xy+-)   (-s)   (s+),	
		xb				(+-xy)   (xy+-)   (-s)   (s+)
	xb				(Dj,xys),	
		xb				(Dk, xys)
	xb				[Dj, xy],	
		xb				[Dk, xy]
	xb x1				(oprs9,xysp),	
		xb x1				(oprs9,xysp)
	xb x1				[oprs9,xysp],	
1n sb	xb x1 ASL.bwpl Do	Dd,	1.1	[oprs9,xysp]		
	XD XI	xb x1			opru14,	opru14
	xb x2 x1	XD XI		<del> </del>	(opru18, Dj),	Opi ui 4
	AD AZ AI	xb x2 x1			(Opiaio, D),,	(opru18,Dk)
	xb x2 x1	110 110 111	-		opru18,	(0)2010/2017
		xb x2 x1			,	opru18
	xb x3 x2 x1		-		(opr24,xysp),	_
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
		xb x3 x2 x1			(opru24,Dk)	
	xb x3 x2 x1				opr24,	
	xb x3 x2 x1			opr24		
	xb x3 x2 x1	1 2 0 1			[opr24],	
		xb x3 x2 x1				[opr24]

The .bwpl suffix on the instruction mnemonic refers to the size (byte, word, pointer, or long) of the source operand. The parameter operand is N[4:1]:N[0], the low five bits in a register Dn, or the low five bits in a byte sized memory operand.



## OPR/1/2/3-IMM (2-operand register or memory shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0					
0	0	0	1	0	х	х	х	1n				
A/L=1	742											
	OPR POSTBYTE (specifes source operand to be shifted)											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1n sb xb	ASL.bwpl	<pre>#oprsxe4i,#opr1i ;shifting IMM const not allowed</pre>
1n sb xb	ASL	Di, #opr1i ;2-operand register shift by 1 or 2
1n sb xb	ASL.bwpl	(opru4,xys),#opr1i
1n sb xb	ASL.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr1i$
1n sb xb	ASL.bwpl	(Di,xys),#oprli
1n sb xb	ASL.bwpl	[Di,xy],#opr1i
1n sb xb x1	ASL.bwpl	(oprs9,xysp),#opr1i
1n sb xb x1	ASL.bwpl	[oprs9,xysp],#opr1i
1n sb xb x1	ASL.bwpl	opru14,#opr1i
1n sb xb x2 x1	ASL.bwpl	(opru18,Di),#opr1i
1n sb xb x2 x1	ASL.bwpl	opru18,#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	(opr24,xysp),#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	[opr24,xysp],#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	(opru24,Di),#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	opr24,#opr1i
1n sb xb x3 x2 x1	ASL.bwpl	[opr24],#opr1i



#### **Instruction Fields**

A/L - This bit selects arithmetic (1) or logical (0) shifts.

L/R - This bit selects the shift direction, left (1) or right (0).

DESTINATION REGISTER Dd - This field specifies data register Dd (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) where the result of the shift is stored.

SOURCE REGISTER Ds - This field specifies data register Ds (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is the source operand to be shifted.

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the number of positions (0-31) to shift the operand. Only the low-order 5 bits of the parameter register are used.

SD REGISTER D*i* - This field specifies the number of the data register D*i* which is used as the source operand and as the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) for a 2-operand shift operation.

N[0] - This field contains the least significant bit of the 5-bit immediate operand n=0-31, or in the case of the efficient shifts, this bit selects shifting by 1 (N[0]=0) or shifting by 2 (N[0]=1).

N[4:1] - This field contains the upper four bits of the 5-bit immediate operand n=0-31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. In the case of the parameter operand, short immediate mode is used to specify the upper four bits of the 5-bit immediate value that specifies the number of bit positions to shift the source operand.




**ASR** 

### **Arithmetic Shift Right**

**ASR** 

## **Operation**



#### **Syntax Variations**

#### Addressing Modes

ASR	Dd, Ds, Dn	REG-REG
ASR	Dd, Ds, #opr5i	REG-IMM
ASR.bwp1	Dd,oprmemreg,#opr5i	OPR/1/2/3-IMM
ASR.bwp1	Dd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3
ASR.bwp1	oprmemreg,#opr1i	OPR/1/2/3-IMM

#### **Description**

Arithmetically shifts an operand n bit-positions to the right. The result is saved in a CPU register, or in the case of a 2-operand memory shift the result is saved in the same memory location used for the source. The operand to be shifted may be one of the eight data registers or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The number of bit positions to shift the operand is supplied in a 1-bit or 5-bit immediate operand or in the low order 5 bits of a register or byte-sized memory operand. When the number of bit positions to shift is provided in a 5-bit immediate value, the least significant bit is encoded in the sb postbyte and the higher four bits are encoded as a short-immediate value in the xb postbyte. If the destination register is wider than the source operand, the source operand is sign-extended to the width of the destination register before shifting. If the destination register is narrower than the source operand, the operand is shifted and then truncated to the width of the destination register. A copy of the original MSB sign value is shifted into the MSB and the LSB is shifted out through the carry bit (C).

#### **CCR Details**

					IPL								
_	-	_	_	_	_	_	_	-	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Normally cleared. Set if truncation changes the sign or magnitude of the result.
- C: Set if the last bit shifted out of the LSB of the operand was set before the shift, cleared otherwise. If the shift count is 0, C is not changed.



## **Detailed Instruction Formats REG-REG**

	7	6	5	4	3	2	1	0	
ſ	0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
Ī	A/L=1	L/R=0	1	0	N[0]	SOU	RCE REGISTE	R Ds	sb
	1	0	1	1	1	PARAM	METER REGIS	TER Dn	xb

1n sb xb ASR Dd, Ds, Dn

#### REG-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0	
0	0	0	0	0	DESTIN	IATION REGIS	TER Dd	1n
A/L=1	L/R=0	0	1	N[0]	SOU	RCE REGISTE	R Ds	sb

1n sb ASR Dd, Ds, #opr1i

#### REG-IMM (normal shift by 0 to 31 positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
A/L=1	L/R=0	0	1	N[0]	SOU	RCE REGISTE	R Ds	sb
0	1	1	1		N[·	4:1]		xb

1n sb xb ASR Dd, Ds, #opr5i; N[0] in sb, N[4:1] in xb

#### OPR/1/2/3-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTINATION REGISTER Dd						
A/L=1	A/L=1 L/R=0 1 0 N[0] 0 SIZE (.B, .W, .P, .L)										
	OPR POSTBYTE (specifes source operand to be shifted)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1n sb xb ASR.bwpl #oprsxe4i,#opr1i 1n sb xb ASR.bwpl Ds, # opr1i ;see more efficient REG-IMM version 1n sb xb ASR.bwpl (opru4, xys), #opr1i 1n sb xb ASR.bwpl  $\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr1i$ 1n sb xb ASR.bwpl (Di, xys), #opr1i 1n sb xb ASR.bwpl [Di, xy], #opr1i1n sb xb x1 ASR.bwpl (oprs9, xysp), #opr1i 1n sb xb x1 ASR.bwpl [oprs9, xysp], #opr1i 1n sb xb x1 ASR.bwpl opru14,#opr1i 1n sb xb x2 x1 ASR.bwpl (opru18, Di), #opr1i 1n sb xb x2 x1 ASR.bwpl opru18,#opr1i 1n sb xb x3 x2 x1 ASR.bwpl (opr24, xysp), #opr1i 1n sb xb x3 x2 x1 ASR.bwpl [opr24,xysp],#opr1i 1n sb xb x3 x2 x1 ASR.bwpl (opru24,Di),#opr1i 1n sb xb x3 x2 x1 ASR.bwpl opr24, #opr1i 1n sb xb x3 x2 x1 ASR.bwpl [opr24], #opr1i

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

91



1n sb xb x3 x2 x1 xb

1n sb xb x3 x2 x1 xb

1n sb xb x3 x2 x1 xb

#### OPR/1/2/3-IMM (normal shift by 0 to 31 positions)

	7		6	5	4	3	2	1	0	
	0		0	0	1	0	DESTIN	IATION REGI	STER Dd	1r
	A/L=1		L/R=1	1	1	N[0]	0	SIZE (.B	s, .W, .P, .L)	sb
				OPR POSTE	YTE (specifes	source operand	to be shifted)			хb
			(C	PTIONAL ADD	RESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		
			(C	PTIONAL ADD	RESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		
			(C	PTIONAL ADD	RESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		
	0		1	1	1		N[ <sup>2</sup>	l:1]		хb
1n	sb xb x	:b		I	ASR.bwpl =	oprsxe4i,#o	pr5i			
1n	sb xb x	:b		Z	ASR.bwpl	Di,#opr5i ;s	ee more eff:	icient REG	-IMM version	
1n	sb xb x	:b		Ž	ASR. <i>bwpl</i>	(opru4,xys),	#opr5i			
1n	sb xb x	:b		Ā	ASR.bwpl	( (+-xy)   (xy+	-)   (-s)   (s+	)},# <i>opr5i</i>		
1n	sb xb x	:b		Ā	ASR <i>.bwpl</i>	(Di,xys),#op	r5i			
1n	sb xb x	:b		Ā	ASR <i>.bwpl</i>	[Di,xy],#opr	5i			
1n	sb xb x	1 xb		Ā	ASR <i>.bwpl</i>	(oprs9,xysp)	,#opr5i			
1n	sb xb x	1 xb		Ā	ASR. <i>bwpl</i>	[oprs9,xysp]	,#opr5i			
1n	sb xb x	1 xb		Ā	ASR.bwpl	pru14,#opr5	i			
1n	sb xb x	2 x1	xb	Ā	ASR. <i>bwpl</i>	(opru18,Di),	#opr5i			
1n	sb xb x	2 x1	xb	Ā	ASR.bwpl	pru18,#opr5	i			
1n	sb xb x	3 x2	x1 xb	Ā	ASR. <i>bwpl</i>	(opr24,xysp)	,#opr5i			
1n	sb xb x	3 x2	x1 xb	Ā	ASR. <i>bwpl</i>	[opr24,xysp]	,#opr5i			

(opru24,Di),#opr5i

opr24,#opr5i

[opr24],#opr5i

ASR.bwpl

ASR.bwpl

ASR.bwpl



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTIN	IATION REGIST	ER Dd 1	1n			
A/L=1	L/R=0	1	1	N[0]	0	SIZE (.B, .V	V, .P, .L)	sb			
OPR POSTBYTE (for source operand)											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					
				ifts - byte sized			×	xb			
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

Opcode postbyte	Source operand object code	Parameter # of shifts object code	Instruction Mnemonic		Source Format for Source Operand (select 1 option in this col)	Source Format for Parameter (# of shifts) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Ds,	
		xb				Dn
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb				(+-xy) (xy+-) (-s) (s+),	
	,	xb			(2)	(+-xy)   (xy+-)   (-s)   (s+)
	xb				(Dj,xys),	(-1
	1	xb			5-1	(Dk, xys)
	xb	1			[Dj,xy],	
	1 1	xb				[Dk, xy]
	xb x1				(oprs9,xysp),	(
	xb x1	xb x1			[	(oprs9,xysp)
	IX UX	xb x1			[oprs9,xysp],	[onra0 man]
1n sb	xb x1	XD XI	ASR.bwpl	Dd,	opru14,	[oprs9,xysp]
	XD XI	xb x1			Opiui4,	opru14
	xb x2 x1	XD XI	-		(opru18, Dj),	Opi ui 4
	AD AZ AI	xb x2 x1			(Opiaio, D)),	(opru18,Dk)
	xb x2 x1	AD AZ AI			opru18,	(Opturo, DK)
	110 112 111	xb x2 x1			opidio,	opru18
	xb x3 x2 x1	110 110 111	-		(opr24,xysp),	
		xb x3 x2 x1			, 2.2,	(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
		xb x3 x2 x1				(opru24,Dk)
	xb x3 x2 x1		1		opr24,	
		xb x3 x2 x1	x1			opr24
	xb x3 x2 x1				[opr24],	
		xb x3 x2 x1				[opr24]

The .bwpl suffix on the instruction mnemonic refers to the size (byte, word, pointer, or long) of the source operand. The parameter operand is always the low five bits in a byte sized memory operand.



## OPR/1/2/3-IMM (2-operand memory shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

	7	6	5	4	3	2	1	0			
ſ	0 0 0 1 0 x x x										
Ī	A/L=1	L/R=0	1	1	N[0]	1	SIZE (.B,	.W, .P, .L)	sb		
Ī	OPR POSTBYTE (specifes source operand to be shifted)										
Ī		(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)				
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1n sb xb	ASR.bwpl	#oprsxe4i,#opr1i
1n sb xb	ASR.bwpl	Ds, #opr1i ; see more efficient REG-IMM version
1n sb xb	ASR.bwpl	(opru4,xys),#oprli
1n sb xb	ASR.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, #opr1i$
1n sb xb	ASR.bwpl	(Di,xys),#opr1i
1n sb xb	ASR.bwpl	[Di,xy],#opr1i
1n sb xb x1	ASR.bwpl	(oprs9,xysp),#opr1i
1n sb xb x1	ASR.bwpl	[oprs9,xysp],#opr1i
1n sb xb x1	ASR.bwpl	opru14,#opr1i
1n sb xb x2 x1	ASR.bwpl	(opru18,Di),#opr1i
1n sb xb x2 x1	ASR.bwpl	opru18,#opr1i
1n sb xb x3 x2 x1	ASR.bwpl	(opr24,xysp),#opr1i
1n sb xb x3 x2 x1	ASR.bwpl	[opr24,xysp],#opr1i
1n sb xb x3 x2 x1	ASR.bwpl	(opru24,Di),#opr1i
1n sb xb x3 x2 x1	ASR.bwpl	opr24,#opr1i
1n sb xb x3 x2 x1	ASR.bwpl	[opr24],#opr1i



#### **Instruction Fields**

A/L - This bit selects arithmetic (1) or logical (0) shifts.

L/R - This bit selects the shift direction, left (1) or right (0).

DESTINATION REGISTER Dd - This field specifies data register Dd (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) where the result of the shift is stored.

SOURCE REGISTER Ds - This field specifies data register Ds (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is the source operand to be shifted.

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the number of positions (0-31) to shift the operand. Only the low-order 5 bits of the parameter register are used.

N[0] - This field contains the least significant bit of the 5-bit immediate operand n=0-31, or in the case of the efficient shifts, this bit selects shifting by 1 (N[0]=0) or shifting by 2 (N[0]=1).

N[4:1] - This field contains the upper four bits of the 5-bit immediate operand n=0-31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. In the case of the parameter operand, short immediate mode is used to specify the upper four bits of the 5-bit immediate value that specifies the number of bit positions to shift the source operand.



**BCC** 

## **Branch if Carry Clear**

**BCC** 

## Operation

If C = 0, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

### **Addressing Modes**

BCC oprdest	REL
-------------	-----

## **Description**

Tests the C status bit. If C = 0 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

_						S							_
-	-	-	_	_	_	_	_	_	_	_	-	1	_

#### **Detailed Instruction Formats**

#### REL

	7		6	5	4	3	2	1	0	
	0		0	1	0	0	1	0	0	24
	REL_S	SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
			Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE:	==1)		r1
24	rb			В	CC oj	prdest ;Des	t is within	+63/-64 (7	-bit offset	)
2.4	rb r	1		В	CC o	prdest :Dest	t is within	$\sim +/-16K$ (	15-bit offs	et.)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch			Complem	nentary Brar	nch
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_	_	_



## **BCLR**

#### **Test and Clear Bit**

**BCLR** 

## **Operation**

bitn of  $Di \Rightarrow C$ ; then  $(Di) \& \sim bitn \Rightarrow Di$ bitn of  $M \Rightarrow C$ ; then  $(M) \& \sim bitn \Rightarrow M$ 

## **Syntax Variations**

## **Addressing Modes**

-		
BCLR	Di,#opr5i	REG-IMM
BCLR	Di, Dn	REG-REG
BCLR.bwl	oprmemreg,#opr5i	OPR/1/2/3-IMM
BCLR.bwl	oprmemreg,Dn	OPR/1/2/3-REG

### Description

Tests and copies the original state of the specified bit into the C condition code bit to be used for semaphores. Then clears the specified bit in Di or a memory operand by performing a bitwise AND with a mask that has all bits set except the specified bit. The bit to be cleared is specified in a 5-bit immediate value or in the low order five bits of a data register Dn. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, an 8-, 16-, or 32-bit memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify (clear a bit in) the immediate operand.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	-	_	_	_	-	_	_	_	_	Δ	Δ	0	Δ

N: Set if the MSB of the result is set. Cleared otherwise.


Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

C: Set if the bit being cleared was set before the operation. Cleared otherwise.

## **Detailed Instruction Formats**

#### **REG-IMM**



EC bm BCLR Di,#opr5i



#### **REG-REG**

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	0	EC
1	PARAM	IETER REGIS	TER Dn	0	0	0	1	bm
1	0	1	1	1	S	D REGISTER I	Di	xb

EC bm xb BCLR Di, Dn

#### **OPR/1/2/3-IMM**

#### Byte-sized operand (.B)

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	0	EC
1		n[2:0]		0	0	0	0	bm
			OPR PO	STBYTE				xb
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)						1	
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1

## Word-sized operand (.W)

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	0	EC
1		n[2:0]		0	0	1	n[3]	bm
	OPR POSTBYTE						xb	
	(OP	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)					1	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		1

## Long-word sized operand (.L)

	7	6	5	4	3	2	1	0	
	1	1	1	0	1	1	0	0	EC
Ī	1		n[2:0]		1	0	n[4	4:3]	bm
Ī		•		OPR PO	STBYTE		•		xb
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		

EC sb xb	BCLR.bwl	#oprsxe4i, #opr5i ;not appropriate for destination
EC sb xb	BCLR.bwl	Di,#opr5i ;see more efficient REG-IMM1 version
EC sb xb	BCLR.bwl	(opru4,xys),#opr5i
EC sb xb	BCLR.bwl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i$
EC sb xb	BCLR.bwl	(Di,xys),#opr5i
EC sb xb	BCLR.bwl	[Di,xy],#opr5i
EC sb xb x1	BCLR.bwl	(oprs9,xysp),#opr5i
EC sb xb x1	BCLR.bwl	[oprs9,xysp],#opr5i
EC sb xb x1	BCLR.bwl	opru14,#opr5i
EC sb xb x2 x1	BCLR.bwl	(opru18,Di),#opr5i
EC sb xb x2 x1	BCLR.bwl	opru18,#opr5i
EC sb xb x3 x2 x1	BCLR.bwl	(opr24,xysp),#opr5i
EC sb xb x3 x2 x1	BCLR.bwl	[opr24,xysp],#opr5i
EC sb xb x3 x2 x1	BCLR.bwl	(opru24,Di),#opr5i
EC sb xb x3 x2 x1	BCLR.bwl	opr24,#opr5i
EC sb xb x3 x2 x1	BCLR.bwl	[opr24],#opr5i

Linear S12 Core Reference Manual, Rev. 1.01

#### OPR/1/2/3-REG

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	0	EC
1	PARAM	IETER REGIS	TER Dn	SIZE (.B-0:0,	.W-0:1, .L-1:1)	0	1	bm
			OPR PO	STBYTE				xb
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MO	DE)		

EC bm xb	BCLR.bwl	#oprsxe4i, Dn ; not appropriate for destination
EC bm xb	BCLR.bwl	Di, Dn
EC bm xb	BCLR.bwl	(opru4,xys),Dn
EC bm xb	BCLR.bwl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn$
EC bm xb	BCLR.bwl	(Di, xys), Dn
EC bm xb	BCLR.bwl	[Di,xy],Dn
EC bm xb x1	BCLR.bwl	(oprs9,xysp),Dn
EC bm xb x1	BCLR.bwl	[oprs9,xysp],Dn
EC bm xb x1	BCLR.bwl	opru14,Dn
EC bm xb x2 x1	BCLR.bwl	(opru18,Di),Dn
EC bm xb x2 x1	BCLR.bwl	opru18,Dn
EC bm xb x3 x2 x1	BCLR.bwl	(opr24,xysp),Dn
EC bm xb x3 x2 x1	BCLR.bwl	[opr24,xysp],Dn
EC bm xb x3 x2 x1	BCLR.bwl	(opru24,Di),Dn
EC bm xb x3 x2 x1	BCLR.bwl	opr24,Dn
EC bm xb x3 x2 x1	BCLR.bwl	[opr24], Dn

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the bit number of the bit in the operand that is to be cleared. Only the low-order 5 bits of the parameter register are used.

n[4:0] - This field contains the 5-bit immediate parameter that specifies the bit number of the bit in the operand that is to be cleared.

SIZE - This field specifies 8-bit byte (0:0), 16-bit word (0:1), or 32-bit long-word (1:1) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Short immediate mode is not appropriate for instructions that store a result to the specified operand.



## **BCS**

## **Branch if Carry Set**

**BCS** 

## Operation

If C = 1, then  $(PC) + REL \Rightarrow PC$ Simple branch

### **Syntax Variations**

### **Addressing Modes**

BCS	oprdest	REL
-----	---------	-----

## **Description**

Tests the C status bit. If C = 1 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С
-	-	-	-	١	_	_	_	1	-	-	-	ı	-

#### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	0	1	0	1	25
	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1) r								
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)								
25 rb BCS oprdest; Dest is within +63/-64 (7-bit offs							-bit offset	)	
2	5 rb r1		В	CS o	<i>prdest</i> ;Dest	t is within	$\sim +/-16K$ (	15-bit offse	et)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

	Bra	nch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	_	_	_	_		



## **BEQ**

## **Branch if Equal**

**BEQ** 

### Operation

If 
$$Z = 1$$
, then  $(PC) + REL \Rightarrow PC$   
Simple branch

## **Syntax Variations**

## **Addressing Modes**

BEQ oprdest REL
-----------------

## **Description**

Tests the Z status bit. If Z = 1 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	-

#### **Detailed Instruction Formats**

#### REL

	7	6	5	4	3	2	1	0		
	0	0	1	0	0	1	1	1	27	
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb	
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)									
27	rb		В	EQ o	prdest ;Des	t is within	+63/-64 (7	-bit offset	)	
2.5	7 rb r1		B	EO o	prdest :Desi	t is within	~ +/-16K (	15-bit offse	et)	

#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	_	_	_	_		



## **BFEXT**

#### **Bit Field Extract**



### **Syntax Variations**

#### **Destination-Source-Parameter**

BFEXT $Dd$ , $Ds$ , $Dp$	REG-REG
BFEXT Dd, Ds, #width:offset	REG-REG-IMM
BFEXT.bwplDd,oprmemreg,Dp	REG-OPR/1/2/3-REG
BFEXT.bwploprmemreg,Ds,Dp	OPR/1/2/3-REG-REG
BFEXT.bwplDd,oprmemreg,#width:offset	REG-OPR/1/2/3-IMM
BFEXT.bwploprmemreg, Ds, #width:offset	OPR/1/2/3-REG-IMM

#### **Description**

Extracts a bit field from the specified source (register Ds or memory location), if necessary zero extends to the width of the destination, and stores the result to the destination (register Dd or memory location). The bit field width and offset are specified in the parameter (register Dp or immediate operand). The field width determines the number of bits in the field (0b00000 is treated as 32). The field offset specifies the right-most starting bit of the field in Ds.

#### **CCR Details**

_					IPL									
-	-	_	_	_	_	_	_	_	_	Δ	Δ	0	_	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: 0; Cleared.

#### **Detailed Instruction Formats**

#### **REG-REG-REG**

	7	6	5	4	3	2	1	0	
	0	0	0	1	1	0	1	1	1B
Ī	0	0	0	0	1	ATION REGIS	TER Dd	0q	
	0	0	0	SOU	RCE REGISTE	PARAMETE	REGISTER	bb	

1B Oq bb BFEXT Dd, Ds, Dp

#### **REG-REG-IMM**

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
0	0	0	0	1	DESTINATION REGISTER Dd					
0	0	1	SOU	RCE REGISTE	H[4:3]	bb				
	WIDTH[2:0]			OFFSET[4:0]						

1B 0q bb i1 BFEXT Dd, Ds, #width:offset



#### REG-OPR/1/2/3-REG

7	6	5	4	3	2	1	0					
0	0	0	1	1	0	1	1	1B				
0	0	0	0	1	DESTIN	IATION REGIS	TER Dd	0q				
0 1 0 0 SIZE (.B, .W, .P, .L) PARAMETER REG D <i>p</i>												
			R POSTBYTE	• •	•			xb				
	•		ESS-BYTE DE			•						
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

```
1B 0q bb xb
                                   BFEXT.bwpl Dd, #oprsxe4i, Dp; -1, +1, 2, 3...14, 15
1B 0g bb xb
                                   BFEXT.bwpl Dd, Ds, Dp ; see more efficient REG-REG version
1B 0g bb xb
                                   BFEXT.bwpl Dd,(opru4,xys),Dp
1B 0q bb xb
                                   BFEXT.bwpl Dd, { (+-xy) | (xy+-) | (-s) | (s+) }, Dp
1B 0q bb xb
                                   BFEXT.bwpl Dd,(Di,xys),Dp
1B 0q bb xb
                                   BFEXT.bwpl Dd, [Di, xy], Dp
1B 0q bb xb x1
                                   BFEXT.bwpl Dd, (oprs9, xysp), Dp
                                   BFEXT.bwpl Dd, [oprs9, xysp], Dp
1B 0g bb xb x1
1B 0q bb xb x1
                                   BFEXT.bwpl Dd, opru14, Dp
1B 0q bb xb x2 x1
                                   BFEXT.bwpl Dd, (opru18, Di), Dp
1B 0q bb xb x2 x1
                                   BFEXT.bwpl Dd, opru18, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl Dd, (opr24, xysp), Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl Dd, [opr24, xysp], Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl Dd, (opru24, Di), Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl Dd, opr24, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl Dd, [opr24], Dp
```

#### OPR/1/2/3-REG-REG

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0 0 0 0 1 SOURCE REGISTER Ds					R Ds	0q	
0	1	0	1	SIZE (.B,	.W, .P, .L)	PARAMETI	ER REG Dp	bb
OPR POSTBYTE (specifes destination)							xb	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							1	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							1	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							]	

```
1B 0q bb xb
                                   BFEXT.bwpl #oprsxe4i, Ds, Dp; not appropriate for destination
1B 0q bb xb
                                   BFEXT.bwpl Dd, Ds, Dp ; see more efficient REG-REG-REG version
1B 0g bb xb
                                   BFEXT.bwpl (opru4, xys), Ds, Dp
1B 0g bb xb
                                   BFEXT.bwpl \{(+-xy) | (xy+-) | (-s) | (s+) \}, Ds, Dp
1B 0q bb xb
                                   BFEXT.bwpl
                                               (Di, xys), Ds, Dp
1B 0q bb xb
                                   BFEXT.bwpl [Di, xy], Ds, Dp
1B 0q bb xb x1
                                   BFEXT.bwpl
                                              (oprs9,xysp),Ds,Dp
1B 0q bb xb x1
                                   BFEXT.bwpl [oprs9, xysp], Ds, Dp
1B 0g bb xb x1
                                   BFEXT.bwpl
                                               opru14, Ds, Dp
1B 0q bb xb x2 x1
                                   BFEXT.bwpl (opru18, Di), Ds, Dp
1B 0q bb xb x2 x1
                                   BFEXT.bwpl
                                               opru18, Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl
                                               (opr24, xysp), Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl
                                               [opr24, xysp], Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl
                                               (opru24,Di),Ds,Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl
                                               opr24, Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFEXT.bwpl
                                               [opr24], Ds, Dp
```

Linear S12 Core Reference Manual, Rev. 1.01



#### REG-OPR/1/2/3-IMM

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	1	DESTIN	IATION REGIS	TER Dd	0q
0	1	1	0	SIZE (.B,	.W, .P, .L)	WIDT	H[4:3]	bb
	WIDTH[2:0] OFFSET[4:0]							i1
	OPR POSTBYTE (specifies source)							xb
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

```
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, #oprsxe4i, #width:offset; -1, +1, 2, 3...14, 15
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, Ds, Dp ; see more efficient REG-REG-REG version
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, (opru4, xys), #width:offset
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, {(+-xy) \mid (xy+-) \mid (-s) \mid (s+)}, #width:offset
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, (Di, xys), #width:offset
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, [Di, xy], #width:offset
1B 0g bb i1 xb x1
                                   BFEXT.bwpl Dd, (oprs9, xysp), #width:offset
1B 0q bb i1 xb x1
                                   BFEXT.bwpl Dd, [oprs9, xysp], #width:offset
1B 0q bb i1 xb x1
                                   BFEXT.bwpl Dd, opru14, #width:offset
1B 0q bb i1 xb x2 x1
                                   BFEXT.bwpl Dd, (opru18, Di), #width:offset
1B 0q bb i1 xb x2 x1
                                   BFEXT.bwpl Dd, opru18, #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl Dd, (opr24, xysp), #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl Dd, [opr24, xysp], #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl Dd, (opru24, Di), #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl Dd, opr24, #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl Dd, [opr24], #width:offset
```

#### OPR/1/2/3-REG-IMM

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	1	SO	URCE REGIST	TER	0q
0	1	1	1	SIZE (.B,	.W, .P, .L)	WIDT	H[4:3]	bb
	WIDTH[2:0] OFFSET[4:0]							11
OPR POSTBYTE (specifies destination)								xb
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							]	

```
1B 0q bb i1 xb
                                   BFEXT.bwpl #oprsxe4i, Ds, #width:offset ;don't use for dest
1B 0q bb i1 xb
                                   BFEXT.bwpl Dd, Ds, #width:offset ; REG-REG-IMM more efficient
1B 0g bb i1 xb
                                   BFEXT.bwpl
                                               (opru4, xys), Ds, #width: offset
1B 0q bb i1 xb
                                   BFEXT.bwpl \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Ds, \#width:offset
1B 0q bb i1 xb
                                   BFEXT.bwpl (Di,xys),Ds,#width:offset
1B 0q bb i1 xb
                                   BFEXT.bwpl [Di,xy],Ds,#width:offset
1B 0g bb i1 xb x1
                                   BFEXT.bwpl
                                               (oprs9, xysp), Ds, #width: offset
1B 0q bb i1 xb x1
                                   BFEXT.bwpl
                                               [oprs9,xysp],Ds,#width:offset
1B 0q bb i1 xb x1
                                   BFEXT.bwpl
                                               opru14, Ds, #width: offset
1B 0q bb i1 xb x2 x1
                                   BFEXT.bwpl
                                               (opru18, Di), Ds, #width: offset
1B 0q bb i1 xb x2 x1
                                   BFEXT.bwpl
                                               opru18, Ds, #width: offset
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl
                                               (opr24, xysp), Ds, #width: offset
1B 0q bb i1 xb x3 x2 x1
                                               [opr24, xysp], Ds, #width:offset
                                   BFEXT.bwpl
1B 0q bb i1 xb x3 x2 x1
                                   BFEXT.bwpl (opru24, Di), Ds, #width:offset
```

Linear S12 Core Reference Manual, Rev. 1.01



1B 0q bb i1 xb x3 x2 x1	BFEXT.bwpl	opr24,Ds,#width:offset
1B 0q bb i1 xb x3 x2 x1	BFEXT.bwpl	[opr24],Ds,#width:offset

#### Instruction Fields

DESTINATION REGISTER Dd - This field specifies the number of the data register Dd used for the destination (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER Ds - This field specifies the number of the data register Ds used for the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REG Dp - This field specifies the number of the 16-bit data register which contains both width and offset parameters for the operation (0b00 = D2, 0b01 = D3, 0b10 = D4, and 0b11 = D5). The width parameter is 5 bits wide and is taken from bits [9:5] of the parameter register; the values 1..31 represent width-values 1..31. The value zero represents a width of 32. The offset parameter is 5 bits wide and is taken from bits [4:0] of the parameter register; it represents a value range of 0..31.

WIDTH - This field specifies the width of the bit-field to be extracted from the source operand. This field is 5 bits wide. The values 1..31 represent width-values 1..31. The value zero represents a width of 32.

OFFSET - This field specifies the offset of the low-order bit of the bit-field to be extracted from the source operand. This field is 5 bits wide. The values 0..31 directly represent the offset values 0..31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **BFINS**

#### **Bit Field Insert**

# **BFINS**

109

Syntax Variations	Destination-Source-Parameter
BFINS Dd, Ds, Dp	REG-REG-REG
BFINS Dd, Ds, #width:offset	REG-REG-IMM
BFINS.bwplDd,oprmemreg,Dp	REG-OPR/1/2/3-REG
BFINS.bwploprmemreg,Ds,Dp	OPR/1/2/3-REG-REG
BFINS.bwplDd,oprmemreg,#width:offset	REG-OPR/1/2/3-IMM
BFINS.bwploprmemreg, Ds, #width:offset	OPR/1/2/3-REG-IMM

## **Description**

Inserts a bit field of specified width from the low-order bits of a specified source (register Ds or memory location), into the destination (register Dd or memory location), beginning at the specified offset. The bit field width and offset are specified in the parameter (register Dp or immediate operand). The field width determines the number of bits in the field (0b00000 is treated as 32). The field offset specifies the right-most starting bit where the field will be inserted.

### **CCR Details**

_					IPL								_
-	_	-	_	_	_	_	_	_	_	Δ	Δ	0	-

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: 0; Cleared.

### **Detailed Instruction Formats**

#### **REG-REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	1	DESTIN	IATION REGIS	TER Dd	0q
1	0	0	SOU	RCE REGISTE	PARAMETI	ER REG Dp	bb	

1B Oq bb BFINS Dd, Ds, Dp

#### **REG-REG-IMM**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	0 1 DESTINATION REGISTER Do				0q
1	0	1	SOU	RCE REGISTE	R Ds	WIDT	H[4:3]	bb
	WIDTH[2:0]				OFFSET[4:0]			] i1

1B 0q bb i1 BFINS Dd, Ds, #width:offset



#### REG-OPR/1/2/3-REG

7	6	5	4	3	2	1	0						
0	0	0	1	1	0	1	1	1B					
0	0	0	0	1	DESTIN	IATION REGIS	TER Dd	0q					
1	1 1 0 0 SIZE (.B, .W, .P, .L) PARAMETER REG Dp												
	OPR POSTBYTE (specifies source)												
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)							
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												

```
1B 0q bb xb
                                   BFINS.bwpl Dd, #oprsxe4i, Dp; -1, +1, 2, 3...14, 15
1B 0g bb xb
                                   BFINS.bwpl Dd, Ds, Dp ; see more efficient REG-REG-REG version
1B 0q bb xb
                                   BFINS.bwpl Dd,(opru4,xys),Dp
1B 0q bb xb
                                   BFINS.bwpl Dd, { (+-xy) | (xy+-) | (-s) | (s+) }, Dp
1B 0q bb xb
                                   BFINS.bwpl Dd, (Di, xys), Dp
1B 0q bb xb
                                   BFINS.bwpl Dd, [Di, xy], Dp
1B 0q bb xb x1
                                   BFINS.bwpl Dd, (oprs9, xysp), Dp
                                   BFINS.bwpl Dd, [oprs9, xysp], Dp
1B 0g bb xb x1
1B 0q bb xb x1
                                   BFINS.bwpl Dd, opru14, Dp
1B 0q bb xb x2 x1
                                   BFINS.bwpl Dd, (opru18, Di), Dp
1B 0q bb xb x2 x1
                                   BFINS.bwpl Dd, opru18, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl Dd, (opr24, xysp), Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl Dd, [opr24, xysp], Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl Dd, (opru24, Di), Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl Dd, opr24, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl Dd, [opr24], Dp
```

#### OPR/1/2/3-REG-REG

7	6	5	4	3	2	1	0						
0	0	0	1	1	1	1	1B						
0	0 0 0 0 1 SOURCE REGISTER Ds 0												
1	1 1 0 1 SIZE (.B, .W, .P, .L) PARAMETER REG D <i>p</i> bb												
	OPR POSTBYTE (specifes destination)												
	`	TIONAL ADDR				,		1					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												

```
1B 0q bb xb
                                   BFINS.bwpl #oprsxe4i, Ds, Dp; not appropriate for destination
1B 0q bb xb
                                   BFINS.bwpl Dd, Ds, Dp ; see more efficient REG-REG-REG version
1B 0g bb xb
                                   BFINS.bwpl (opru4, xys), Ds, Dp
1B 0g bb xb
                                   BFINS.bwpl \{(+-xy) | (xy+-) | (-s) | (s+) \}, Ds, Dp
1B 0q bb xb
                                   BFINS.bwpl
                                               (Di, xys), Ds, Dp
1B 0q bb xb
                                   BFINS.bwpl [Di, xy], Ds, Dp
1B 0q bb xb x1
                                   BFINS.bwpl (oprs9, xysp), Ds, Dp
1B 0q bb xb x1
                                   BFINS.bwpl [oprs9, xysp], Ds, Dp
1B 0g bb xb x1
                                   BFINS.bwpl opru14, Ds, Dp
1B 0q bb xb x2 x1
                                   BFINS.bwpl (opru18, Di), Ds, Dp
1B 0q bb xb x2 x1
                                   BFINS.bwpl
                                               opru18, Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl
                                               (opr24, xysp), Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl
                                               [opr24, xysp], Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl
                                               (opru24,Di),Ds,Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl
                                               opr24, Ds, Dp
1B 0q bb xb x3 x2 x1
                                   BFINS.bwpl
                                               [opr24], Ds, Dp
```

Linear S12 Core Reference Manual, Rev. 1.01



#### REG-OPR/1/2/3-IMM

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0	0	0	1	DESTIN	IATION REGIS	TER Dd	0q			
1	1 1 1 0 SIZE (.B, .W, .P, .L) WIDTH[4:3]										
	WIDTH[2:0] OFFSET[4:0]										
		OP	R POSTBYTE	(specifies sour	ce)			xb			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					

```
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, #oprsxe4i, #width:offset; -1, +1, 2, 3...14, 15
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, Ds, Dp ; see more efficient REG-REG-REG version
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, (opru4, xys), #width:offset
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, {(+-xy) \mid (xy+-) \mid (-s) \mid (s+)}, #width:offset
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, (Di, xys), #width:offset
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, [Di, xy], #width:offset
1B 0g bb i1 xb x1
                                   BFINS.bwpl Dd, (oprs9, xysp), #width:offset
1B 0q bb i1 xb x1
                                   BFINS.bwpl Dd, [oprs9, xysp], #width:offset
1B 0q bb i1 xb x1
                                   BFINS.bwpl Dd, opru14, #width:offset
1B 0q bb i1 xb x2 x1
                                   BFINS.bwpl Dd, (opru18, Di), #width:offset
1B 0q bb i1 xb x2 x1
                                   BFINS.bwpl Dd, opru18, #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl Dd, (opr24, xysp), #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl Dd, [opr24, xysp], #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl Dd, (opru24, Di), #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl Dd, opr24, #width:offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl Dd, [opr24], #width:offset
```

#### OPR/1/2/3-REG-IMM

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0	0	0	1	SOU	RCE REGISTE	R Ds	0q			
1	1 1 1 SIZE (.B, .W, .P, .L) WIDTH[4:3]										
	WIDTH[2:0] OFFSET[4:0]										
		OPR	POSTBYTE (s	pecifies destina	ation)			xb			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		]			
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

```
1B 0q bb i1 xb
                                   BFINS.bwpl #oprsxe4i, Ds, #width:offset ;don't use for dest
1B 0q bb i1 xb
                                   BFINS.bwpl Dd, Ds, #width:offset ; REG-REG-IMM more efficient
1B 0g bb i1 xb
                                   BFINS.bwpl
                                               (opru4, xys), Ds, #width: offset
1B 0q bb i1 xb
                                   BFINS.bwpl \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Ds, \#width:offset
1B 0q bb i1 xb
                                   BFINS.bwpl (Di,xys),Ds,#width:offset
1B 0q bb i1 xb
                                   BFINS.bwpl [Di,xy],Ds,#width:offset
1B 0g bb i1 xb x1
                                   BFINS.bwpl
                                               (oprs9, xysp), Ds, #width: offset
1B 0q bb i1 xb x1
                                   BFINS.bwpl
                                               [oprs9,xysp],Ds,#width:offset
1B 0q bb i1 xb x1
                                   BFINS.bwpl
                                               opru14, Ds, #width: offset
1B 0q bb i1 xb x2 x1
                                               (opru18, Di), Ds, #width: offset
                                   BFINS.bwpl
1B 0q bb i1 xb x2 x1
                                   BFINS.bwpl
                                               opru18, Ds, #width: offset
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl
                                               (opr24, xysp), Ds, #width: offset
1B 0q bb i1 xb x3 x2 x1
                                               [opr24, xysp], Ds, #width:offset
                                   BFINS.bwpl
1B 0q bb i1 xb x3 x2 x1
                                   BFINS.bwpl (opru24, Di), Ds, #width:offset
```

Linear S12 Core Reference Manual, Rev. 1.01



1B 0q bb i1 xb x3 x2 :	x1 BFINS.bwpl	opr24,Ds,#width:offset
1B 0q bb i1 xb x3 x2 :	x1 BFINS.bwpl	[opr24],Ds,#width:offset

#### Instruction Fields

DESTINATION REGISTER Dd- This field specifies the number of the data register Dd used for the destination (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER Ds- This field specifies the number of the data register Ds used for the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REG Dp - This field specifies the number of the 16 bit data register which contains both width and offset parameters for the operation (0b00 = D2, 0b01 = D3, 0b10 = D4, and 0b11 = D5). The width parameter is 5 bits wide and is taken from bits [9:5] of the parameter register; the values 1..31 represent width-values 1..31. The value zero represents a width of 32. The offset parameter is 5 bits wide and is taken from bits [4:0] of the parameter register; it represents a value range of 0..31.

WIDTH - This field specifies the width of the bit-field to be extracted from the source operand. This field is 5 bits wide. The values 1..31 represent width-values 1..31. The value zero represents a width of 32.

OFFSET - This field specifies the offset of the low-order bit of the bit-field to be extracted from the source operand. This field is 5 bits wide. The values 0..31 directly represent the offset values 0..31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **BGE**

## **Branch if Greater Than or Equal**

**BGE** 

(Signed Branch)

## Operation

If N  $^{\wedge}$  V = 0, then (PC) + REL  $\Rightarrow$  PC For signed two's complement values if (Accumulator)  $\geq$  (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BGE oprdest	REL
-------------	-----

## Description

BGE can be used to branch after subtracting or comparing signed two's complement values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is greater than or equal to the value in memory (or a second register if the OPR addressing mode is used to specify a data register).

See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

## **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	-

#### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	1	1	0	0	2C
	REL_SIZE	7 bit DISPLAC	EMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)								
2C rb BGE oprdest; Dest is within +63/-64 (7-bit offset								-bit offset	)
2	C rb r1		В	GE 01	prdest ;Des	t is within	$\sim +/-16K$ (	15-bit offs	et)

#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch		Complementary Branch				
Test	Mnemonic Opcode Boolean Test			Test	Mnemonic	Opcode	Comment	
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed	
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed	
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed	
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed	
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned	
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned	
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned	
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned	
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple	
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple	
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple	
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple	
Always	BRA	20	_	_	_	_	_	



# **BGND**

## **Enter Background Debug Mode**

**BGND** 

## Operation

Enter Active Background Mode


Addi	ressina	Modes
Addi	Cooming	Modes

BGND INH	Ī
----------	---

## **Description**

If the background debug mode is enabled by the ENBDM control bit=1 in the Background Debug Controller (BDC), stop processing application instructions and enter the active background debug mode to await serial BDM commands. If the background debug mode is not enabled, this instruction behaves like a NOP and the application program continues to execute.

### **CCR Details**



### **Detailed Instruction Formats**

#### INH

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	00

00 BGND



**BGT** 

#### **Branch if Greater Than**

**BGT** 

(Signed Branch)

## Operation

If  $Z \mid (N \land V) = 0$ , then  $(PC) + REL \Rightarrow PC$ For signed two's complement values

if (Accumulator) > (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BGT	oprdest	REL

## **Description**

BGT can be used to branch after subtracting or comparing signed two's complement values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is greater than the value in memory (or a second register if the OPR addressing mode is used to specify a data register).

See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

### **CCR Details**

_					IPL	_							_
-	1	_	_	_	_	_	_	_	_	_	-	1	ı

#### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	1	1	1	0	2E
REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==						EL_SIZE==1)	rb		
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)								r1
2	E rb		В	GT o	prdest ;Des	t is within	+63/-64 (7	-bit offset	)
2	E rb r1		В	GT o	prdest ;Des	t is within	~ +/-16K (	15-bit offs	et)

#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Boolean Test M		Opcode	Comment		
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	_	_		_		



BHI

## Branch if Higher

(Unsigned Branch)



## Operation

If  $C \mid Z = 0$ , then  $(PC) + REL \Rightarrow PC$ For unsigned values if (Accumulator) > (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

|--|

## Description

BHI can be used to branch after subtracting or comparing unsigned values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is greater than the value in memory (or a second register if the OPR addressing mode is used to specify a data register). BHI should not be used for branching after instructions that do not affect the C bit in the CCR, such as INC, DEC, LD, or ST.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

_					IPL								
_	_	_	_	_	_	_	_	_	_	_	_	1	_

#### **Detailed Instruction Formats**

#### **REL**



#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch		Complementary Branch					
Test	Mnemonic	Mnemonic Opcode		Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	_	_		_		



**BHS** 

## **Branch if Higher or Same**

BHS

(Unsigned Branch; Same as BCC)

## Operation

If C = 0, then  $(PC) + REL \Rightarrow PC$ For unsigned values if  $(Accumulator) \ge (Memory)$ , then branch

## **Syntax Variations**

## **Addressing Modes**

BHS	oprdest	REL
DIID	opiaese	

## Description

BHS can be used to branch after subtracting or comparing unsigned values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is greater than or equal to the value in memory (or a second register if the OPR addressing mode is used to specify a data register). BHS should not be used for branching after instructions that do not affect the C bit in the CCR, such as INC, DEC, LD, or ST.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	_	_	-	_

#### **Detailed Instruction Formats**

#### **REL**



#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch			Complem	nentary Brar	nch
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_	_	_

**BIT** 

#### **Bit Test**

**BIT** 

## **Operation**

(Di) & (M)

Syntax	x Variations	Addressing Modes
BIT	Di,#oprimmsz	IMM1/2/4
BIT	Di,oprmemreg	OPR/1/2/3

## **Description**

Bitwise AND register Di with a memory operand to set condition code bits but do not change the contents of the register or memory operand. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

#### **Detailed Instruction Formats**

#### IMM1/2/4

6	5	4	3	2	1	0		
0 0 1 1 1 0 1 1								
0 1 0 1 1 SD REGISTER D <i>i</i>								
IMMEDIATE DATA								
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
	(C	(OPTIONAL IMM	(OPTIONAL IMMEDIATE DATA (OPTIONAL IMMEDIATE DATA	(OPTIONAL IMMEDIATE DATA DEPENDING (OPTIONAL IMMEDIATE DATA DEPENDING	IMMEDIATE DATA  (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF D  (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF D	IMMEDIATE DATA (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)	IMMEDIATE DATA  (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)  (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)	

 1B 5p i1
 BIT
 Di,#opr8i ; for Di = 8-bit D0 or D1

 1B 5p i2 i1
 BIT
 Di,#opr16i ; for Di = 16-bit D2, D3, D4, or D5

 1B 5p i4 i3 i2 i1
 BIT
 Di,#opr32i ; for Di = 32-bit D6 or D7



#### OPR/1/2/3

7	6	5	4	3	2	1	0	
0 1 1 0 1 SD REGISTER D <i>i</i>							6q	
OPR POSTBYTE x								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								ĺ

1B 6q xb       BIT       Di, (opru4, xys)         1B 6q xb       BIT       Di, ((+-xy)   (xy+-)   (-s)   (s+))         1B 6q xb       BIT       Di, (Dj, xys)         1B 6q xb       BIT       Di, (oprs9, xysp)         1B 6q xb x1       BIT       Di, (oprs9, xysp)         1B 6q xb x1       BIT       Di, (opru14         1B 6q xb x2 x1       BIT       Di, (opru18, Dj)         1B 6q xb x3 x2 x1       BIT       Di, (opru18         1B 6q xb x3 x2 x1       BIT       Di, (opr24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, (opru24)         1B 6q xb x3 x2 x1       BIT       Di, (opru24)	1B 6q xb 1B 6q xb	BIT BIT	Di,#oprsxe4i ;-1, +1, 2, 314, 15 Di,Dj
1B 6q xb       BIT       Di, (Dj, xys)         1B 6q xb       BIT       Di, [Dj, xy]         1B 6q xb x1       BIT       Di, (oprs9, xysp)         1B 6q xb x1       BIT       Di, [oprs9, xysp]         1B 6q xb x1       BIT       Di, opru14         1B 6q xb x2 x1       BIT       Di, (opru18, Dj)         1B 6q xb x2 x1       BIT       Di, opru18         1B 6q xb x3 x2 x1       BIT       Di, (opr24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)	1B 6q xb	BIT	Di,(opru4,xys)
1B 6q xb       BIT       Di, [Dj, xy]         1B 6q xb x1       BIT       Di, (oprs9, xysp)         1B 6q xb x1       BIT       Di, [oprs9, xysp]         1B 6q xb x1       BIT       Di, opru14         1B 6q xb x2 x1       BIT       Di, (opru18, Dj)         1B 6q xb x2 x1       BIT       Di, opru18         1B 6q xb x3 x2 x1       BIT       Di, (opr24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opr24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, opr24	1B 6q xb	BIT	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 6q xb x1       BIT       Di, (oprs9, xysp)         1B 6q xb x1       BIT       Di, [oprs9, xysp]         1B 6q xb x1       BIT       Di, opru14         1B 6q xb x2 x1       BIT       Di, (opru18, Dj)         1B 6q xb x2 x1       BIT       Di, opru18         1B 6q xb x3 x2 x1       BIT       Di, (opr24, xysp)         1B 6q xb x3 x2 x1       BIT       Di, [opr24, xysp]         1B 6q xb x3 x2 x1       BIT       Di, (opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di, opr24	1B 6q xb	BIT	Di, (Dj, xys)
1B 6q xb x1       BIT       Di,[oprs9,xysp]         1B 6q xb x1       BIT       Di,opru14         1B 6q xb x2 x1       BIT       Di,(opru18,Dj)         1B 6q xb x2 x1       BIT       Di,opru18         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,[opr24,xysp]         1B 6q xb x3 x2 x1       BIT       Di,(opru24,Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb	BIT	Di, [Dj, xy]
1B 6q xb x1       BIT       Di,opru14         1B 6q xb x2 x1       BIT       Di,(opru18,Dj)         1B 6q xb x2 x1       BIT       Di,opru18         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,(opr24,Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb x1	BIT	Di,(oprs9,xysp)
1B 6q xb x2 x1       BIT       Di,(opru18,Dj)         1B 6q xb x2 x1       BIT       Di,opru18         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp]         1B 6q xb x3 x2 x1       BIT       Di,(opru24,Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb x1	BIT	Di,[oprs9,xysp]
1B 6q xb x2 x1       BIT       Di,opru18         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,[opr24,xysp]         1B 6q xb x3 x2 x1       BIT       Di,(opru24,Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb x1	BIT	Di,opru14
1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,(opr24,xysp)         1B 6q xb x3 x2 x1       BIT       Di,(opru24,Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb x2 x1	BIT	Di,(opru18,Dj)
1B 6q xb x3 x2 x1       BIT       Di,[opr24, xysp]         1B 6q xb x3 x2 x1       BIT       Di,(opru24, Dj)         1B 6q xb x3 x2 x1       BIT       Di,opr24	1B 6q xb x2 x1	BIT	Di,opru18
1B 6q xb x3 x2 x1 BIT Di, (opru24, Dj) 1B 6q xb x3 x2 x1 BIT Di, opr24	1B 6q xb x3 x2 x1	BIT	Di,(opr24,xysp)
1B 6q xb x3 x2 x1 BIT Di, opr24	1B 6q xb x3 x2 x1	BIT	Di,[opr24,xysp]
	1B 6q xb x3 x2 x1	BIT	Di,(opru24,Dj)
1B 6q xb x3 x2 x1 BIT Di,[opr24]	1B 6q xb x3 x2 x1	BIT	Di,opr24
	1B 6q xb x3 x2 x1	BIT	Di,[opr24]

## **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register D*i*.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **BLE**

## **Branch if Less Than or Equal**



(Signed Branch)

## Operation

If  $Z \mid (N \land V) = 1$ , then  $(PC) + REL \Rightarrow PC$ 

For signed two's complement values if (Accumulator)  $\leq$  (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BLE	oprdest	REL

## Description

BLE can be used to branch after subtracting or comparing signed two's complement values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is less than or equal to the value in memory (or a second register if the OPR addressing mode is used to specify a data register).


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

## **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	-

#### **Detailed Instruction Formats**

#### **REL**



#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch		Complementary Branch				
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment	
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed	
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed	
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed	
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed	
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned	
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned	
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned	
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned	
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple	
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple	
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple	
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple	
Always	BRA	20	_	_	_	_	_	



BLO

#### **Branch if Lower**

BLO

(Unsigned Branch; same as BCS)

## Operation

If C = 1, then  $(PC) + REL \Rightarrow PC$ For unsigned values

if (Accumulator) < (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BLO	oprdest	REL

## Description

If BLO is executed immediately after execution of a CMP, SBC, or SUB instruction, a branch occurs if and only if the unsigned binary number in the CPU register is less than the unsigned number in memory (or a second register if the OPR addressing mode is used to specify a data register). BLO should not be used for branching after instructions that do not affect the C bit in the CCR, such as INC, DEC, LD, or ST.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	_	-	_	_

#### **Detailed Instruction Formats**

#### **REL**



#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

Linear S12 Core Reference Manual, Rev. 1.01 126 Freescale Semiconductor



	Bra	nch		Complementary Branch						
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment			
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed			
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed			
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed			
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed			
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned			
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned			
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned			
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned			
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple			
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple			
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple			
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple			
Always	BRA	20	_	_	_		_			



**BLS** 

#### **Branch if Lower or Same**

**BLS** 

(Unsigned Branch)

## Operation

If  $Z \mid C = 1$ , then  $(PC) + REL \Rightarrow PC$ For unsigned values if (Accumulator)  $\leq$  (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BLS	oprdest	REL

## **Description**

If BLS is executed immediately after execution of a CMP, SBC, or SUB instruction, a branch occurs if and only if the unsigned binary number in the CPU register is less than or equal to the unsigned number in memory (or a second register if the OPR addressing mode is used to specify a data register). BLS should not be used for branching after instructions that do not affect the C bit in the CCR, such as INC, DEC, LD, or ST.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

					IPL								
_	_	_	_	_	_	_	-	_	_	_	_	1	_

#### **Detailed Instruction Formats**

### **REL**



#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch		Complementary Branch						
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment			
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed			
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed			
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed			
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed			
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned			
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned			
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned			
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned			
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple			
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple			
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple			
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple			
Always	BRA	20	_	_	_		_			



# **BLT**

#### **Branch if Less Than**

**BLT** 

(Signed Branch)

## Operation

If  $N \wedge V = 1$ , then  $(PC) + REL \Rightarrow PC$ 

For signed two's complement values if (Accumulator) < (Memory), then branch

## **Syntax Variations**

## **Addressing Modes**

BLT	oprdest	REL

## **Description**

BLTE can be used to branch after subtracting or comparing signed two's complement values. After CMP, SBC, or SUB, the branch occurs if the CPU register value is less than the value in memory (or a second register if the OPR addressing mode is used to specify a data register).

See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
-	_	-	-	-	_	_	_	_	_	-	-	ı	-

#### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0			
	0	0	1	0	1	1	0	1	2D		
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb		
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1) r1										
2D rb BLT oprdest; Dest is within +63/-64 (7-bit offset									)		
2	D rb rl		B	LT o	prdest ;Dest	t is within	$\sim +/-16K$ (	15-bit offs	et)		

#### Instruction Fields

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch		Complementary Branch						
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment			
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed			
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed			
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed			
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed			
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned			
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned			
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned			
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned			
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned			
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple			
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple			
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple			
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple			
Always	BRA	20	_	_	_	_	_			



# **BMI**

#### **Branch if Minus**

**BMI** 

## Operation

If N = 1, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

## **Addressing Modes**

BMI oprdest	REL
-------------	-----

## **Description**

Tests the N status bit. If N = 1 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	-

### **Detailed Instruction Formats**

#### REL

	7	6	5	4	3	2	1	0			
	0	0	1	0	1	0	1	1	2B		
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb		
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)										
2	BMI oprdest; Dest is within +63/-64 (7-bit offset)										
2	B rb r1		B	MI O	prdest :Des	t is within	~ +/-16K (	15-bit offs	et.)		

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch			Complem	entary Brar	ich
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_		_



# **BNE**

## **Branch if Not Equal**

**BNE** 

## Operation

If Z = 0, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

## **Addressing Modes**

BNE oprdest REL
-----------------

## **Description**

Tests the Z status bit. If Z = 0 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

### **CCR Details**

_					IPL	_	X	-	I	N	Z	V	С	
_	_	-	_	_	_	_	_	_	_	_	-	_	_	

### **Detailed Instruction Formats**

#### REL

	7	6	5	4	3	2	1	0	
	0	0	1	0	0	1	1	0	26
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
		Optio	onal low-order 8	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE:	==1)		r1
2	26 rb		ВІ	NE O	<i>prdest</i> ;Dest	t is within	+63/-64 (7	-bit offset	)
2	26 rb r1		BI	NE O	<i>prdest</i> ;Dest	t is within	$\sim +/-16K$ (	15-bit offse	et)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

Linear S12 Core Reference Manual, Rev. 1.01



	Bra	nch			Complem	nentary Brar	nch
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_	_	_



# **BPL**

#### **Branch if Plus**



## Operation

If N = 0, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

## **Addressing Modes**

BPL oprdest	REL
-------------	-----

## **Description**

Tests the N status bit. If N = 0 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	-	_	_	_	_	-	_

### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	1	0	1	0	2A
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
		Optio	onal low-order	3 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE=	==1)		r1
2	2A rb		В	PL oj	<i>prdest</i> ;Dest	is within	+63/-64 (7	-bit offset	)
2	A rb r1		B	PL oj	<i>prdest</i> ;Dest	t is within	$\sim +/-16K$ (2)	15-bit offs	et)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch			Complem	entary Brar	ich
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_	_	_



# **BRA**

## **Branch Always**



## Operation

 $(PC) + REL \Rightarrow PC$ 

Simple unconditional branch

## **Syntax Variations**

## **Addressing Modes**

BRA oprdest REL
-----------------

## **Description**

Unconditional branch to an address formed by adding the address of the current PC (the address of the opcode for the current branch instruction) plus the 7-bit or 15-bit two's complement displacement that is included in the second or second and third bytes of the branch instruction. A displacement of zero will result in an infinite loop back to the beginning of the current branch instruction.

Since the BRA condition is always satisfied, the branch is always taken, and the instruction queue must always be refilled.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	-	-	_	_	_	_	

#### **Detailed Instruction Formats**

#### **REL**



## **Instruction Fields**

REL SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.



	Bra	nch			Complem	nentary Bran	nch
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	_	_	_	_



# **BRCLR**

#### **Test Bit and Branch if Clear**

# **BRCLR**

## Operation

Copy bitn to C; Then if (Di) & bitn = 0, (PC) + REL  $\Rightarrow$  PC Copy bitn to C; Then if (M) & bitn = 0, (PC) + REL  $\Rightarrow$  PC

## **Syntax Variations**

## Addressing Modes

	<del>_</del>
BRCLR Di, #opr5i, oprdest	REG-IMM-REL
BRCLR Di, Dn, oprdest	REG-REG-REL
BRCLR.bwloprmemreg, #opr5i, oprdest	OPR/1/2/3-IMM-REL
BRCLR.bwloprmemreg, Dn, oprdest	OPR/1/2/3-REG-REL

## Description

Tests the specified bit in Di or a memory operand, and branches if the bit was clear. The bit to be tested is specified in a 5-bit immediate value or in the low order five bits of a data register Dn. In the case of the general OPR addressing operand, *oprmemreg* can be a short immediate value (-1, 1, 2, 3...14, 15), a data register, an 8-, 16-, or 32-bit memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

					IPL									
-	_	_	_	_	_	_	-	-	-	_	ı	_	Δ	

C: Set if the bit being tested was set before the operation. Cleared otherwise.

## **Detailed Instruction Formats**

## **REG-IMM-REL**

7	6	5	4	3	2	1	0		
0	0	0	0	0	0	1	0	02	
n[4:0] SD REGISTER Di									
REL_SIZE	REL_SIZE   7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)								
	Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE	==1)		r1	

02 bm rb BRCLR Di, #opr5i, oprdest; Dest is within +63/-64 (7-bit) 02 bm rb r1 BRCLR Di, #opr5i, oprdest; Dest within  $\sim +/-16K$  (15-bit)

## **REG-REG-REL**

7	6	5	4	3	2	1	0		
0	0	0	0	0	0	1	0	02	
1	PARAN	IETER REGIS	TER Dn	0	0	0	1	bm	
1	0	1	1	1	SD REGISTER Di				
REL_SIZE	7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)								
Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)									

02 bm xb rb BRCLR Di, Dn, oprdest; Dest is within +63/-64 (7-bit)

Linear S12 Core Reference Manual, Rev. 1.01



02 bm xb rb r1

BRCLR

Di, Dn, oprdest ; Dest within ~ +/-16K (15-bit)

## OPR/1/2/3-IMM-REL

## Byte-sized operand (.B)

7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	0	02		
1		n[2:0]		0	0	0	0	bm		
			OPR PO	STBYTE		•		xb		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
REL_SIZE	7 bit DISPLAC	EMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	REL_SIZE==1)	rb		
	Optio	onal low-order	B bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE:	==1)		r1		

## Word-sized operand (.W)

7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	0	02		
1		n[2:0]		0	0	1	n[3]	bm		
	•		OPR PO	STBYTE	•	•		xb		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		1		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
REL_SIZE	7 bit DISPLAC	CEMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	REL_SIZE==1)	rb		
	Optio	onal low-order	8 bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE:	==1)		r1		

## Long-word sized operand (.L)

, , , , , , , , , , , , , , , , , , , ,	•	U								
0 0 0 0 0	1	0	02							
1 n[2:0] 1 0	n[-	4:3]	bm							
OPR POSTBYTE										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1) r										
Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE=	==1)		] r1							

# ter 6 Instruction Glossary

```
02 bm xb rb
                                               #oprsxe4i, #opr5i, oprdest ; (7-bit)
                                   BRCLR.bwl
02 bm xb rb r1
                                   BRCLR.bwl
                                               #oprsxe4i, #opr5i, oprdest ; (15-bit)
02 bm xb rb
                                   BRCLR.bwl
                                               Di, #opr5i, oprdest ; see efficient REG-IMM version
02 bm xb rb r1
                                   BRCLR.bwl
                                               Di, #opr5i, oprdest ; see efficient REG-IMM version
02 bm xb rb
                                   BRCLR.bwl
                                               (opru4, xys), #opr5i, oprdest; (7-bit)
02 bm xb rb r1
                                   BRCLR.bwl
                                               (opru4, xys), #opr5i, oprdest; (15-bit)
02 bm xb rb
                                   BRCLR.bwl
                                               \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i, oprdest; (7-bit)
02 bm xb rb r1
                                   BRCLR.bwl
                                               \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i, oprdest; (15-bit)
02 bm xb rb
                                               (Di,xys), #opr5i, oprdest; (7-bit)
                                   BRCLR.bwl
02 bm xb rb r1
                                   BRCLR.bwl
                                               (Di, xys), #opr5i, oprdest; (15-bit)
                                   BRCLR.bwl
02 bm xb rb
                                               [Di,xy], #opr5i, oprdest; (7-bit)
02 bm xb rb r1
                                               [Di, xy], #opr5i, oprdest; (15-bit)
                                   BRCLR.bwl
02 bm xb x1 rb
                                   BRCLR.bwl
                                               (oprs9, xysp), #opr5i, oprdest; (7-bit)
02 bm xb x1 rb r1
                                   BRCLR.bwl
                                               (oprs9, xysp), #opr5i, oprdest; (15-bit)
02 bm xb x1 rb
                                               [oprs9, xysp], #opr5i, oprdest; (7-bit)
                                   BRCLR.bwl
02 bm xb x1 rb r1
                                   BRCLR.bwl
                                               [oprs9, xysp], #opr5i, oprdest; (15-bit)
02 bm xb x1 rb
                                   BRCLR.bwl
                                               opru14,#opr5i,oprdest ; (7-bit)
02 bm xb x1 rb r1
                                   BRCLR.bwl
                                               opru14,#opr5i,oprdest ;(15-bit)
02 bm xb x2 x1 rb
                                   BRCLR.bwl
                                               (opru18, Di), #opr5i, oprdest; (7-bit)
02 bm xb x2 x1 rb r1
                                   BRCLR.bwl
                                               (opru18, Di), #opr5i, oprdest; (15-bit)
02 bm xb x2 x1 rb
                                   BRCLR.bwl
                                               opru18,#opr5i,oprdest ;(7-bit)
02 bm xb x2 x1 rb r1
                                   BRCLR.bwl
                                               opru18,#opr5i,oprdest ;(15-bit)
02 bm xb x3 x2 x1 rb
                                   BRCLR.bwl
                                               (opr24, xysp), #opr5i, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                   BRCLR.bwl
                                               (opr24, xysp), #opr5i, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                   BRCLR.bwl
                                               [opr24, xysp], #opr5i, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                               [opr24, xysp], #opr5i, oprdest; (15-bit)
                                   BRCLR.bwl
02 bm xb x3 x2 x1 rb
                                   BRCLR.bwl
                                               (opru24, Di), #opr5i, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                   BRCLR.bwl
                                               (opru24, Di), #opr5i, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                   BRCLR.bwl
                                               opr24, #opr5i, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                   BRCLR.bwl
                                               opr24, #opr5i, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                   BRCLR . bwl
                                               [opr24], #opr5i, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                   BRCLR.bwl
                                               [opr24], #opr5i, oprdest; (15-bit)
```

Linear S12 Core Reference Manual, Rev. 1.01

142

Freescale Semiconductor



#### OPR/1/2/3-REG-REL

7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	0	02		
1	PARAM	IETER REGIS	TER Dn	SIZE (.B-0:0,	.W-0:1, .L-1:1)	0	1	bm		
	•		OPR PO	STBYTE				xb		
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
REL_SIZE	7 bit DISPLAC	CEMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	REL_SIZE==1)	rb		
	Optio	onal low-order	8 bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE=	==1)		r1		

```
02 bm xb rb
                                                #oprsxe4i, Dn, oprdest ; (7-bit)
                                    BRCLR.bwl
02 bm xb rb r1
                                    BRCLR.bwl
                                                #oprsxe4i, Dn, oprdest ; (15-bit)
02 bm xb rb
                                    BRCLR.bwl
                                                Di, Dn, oprdest ; see more efficient REG-REG version
02 bm xb rb r1
                                    BRCLR.bwl
                                                Di, Dn, oprdest ; see more efficient REG-REG version
02 bm xb rb
                                    BRCLR.bwl
                                                 (opru4, xys), Dn, oprdest; (7-bit)
02 bm xb rb r1
                                    BRCLR.bwl
                                                 (opru4, xys), Dn, oprdest; (15-bit)
02 bm xb rb
                                                \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn, oprdest; (7-bit)
                                    BRCLR.bwl
02 bm xb rb r1
                                    BRCLR.bwl
                                                 \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn, oprdest; (15-bit)
02 bm xb rb
                                    BRCLR.bwl
                                                 (Di, xys), Dn, oprdest; (7-bit)
02 bm xb rb r1
                                    BRCLR.bwl
                                                 (Di, xys), Dn, oprdest; (15-bit)
02 bm xb rb
                                    BRCLR.bwl
                                                [Di,xy], Dn, oprdest; (7-bit)
02 bm xb rb r1
                                    BRCLR.bwl
                                                [Di, xy], Dn, oprdest; (15-bit)
02 bm xb x1 rb
                                    BRCLR.bwl
                                                 (oprs9, xysp), Dn, oprdest; (7-bit)
02 bm xb x1 rb r1
                                    BRCLR.bwl
                                                 (oprs9, xysp), Dn, oprdest; (15-bit)
02 bm xb x1 rb
                                    BRCLR . bwl
                                                 [oprs9, xysp], Dn, oprdest; (7-bit)
02 bm xb x1 rb r1
                                    BRCLR.bwl
                                                 [oprs9, xysp], Dn, oprdest; (15-bit)
02 bm xb x1 rb
                                    BRCLR.bwl
                                                opru14, Dn, oprdest ; (7-bit)
02 bm xb x1 rb r1
                                    BRCLR.bwl
                                                opru14, Dn, oprdest; (15-bit)
02 bm xb x2 x1 rb
                                    BRCLR.bwl
                                                 (opru18, Di), Dn, oprdest; (7-bit)
02 bm xb x2 x1 rb r1
                                    BRCLR.bwl
                                                 (opru18, Di), Dn, oprdest; (15-bit)
02 bm xb x2 x1 rb
                                    BRCLR.bwl
                                                opru18, Dn, oprdest ; (7-bit)
02 bm xb x2 x1 rb r1
                                    BRCLR.bwl
                                                opru18, Dn, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                    BRCLR.bwl
                                                 (opr24, xysp), Dn, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                    BRCLR.bwl
                                                 (opr24, xysp), Dn, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                    BRCLR.bwl
                                                 [opr24, xysp], Dn, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                    BRCLR.bwl
                                                 [opr24, xysp], Dn, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                    BRCLR.bwl
                                                 (opru24, Di), Dn, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                    BRCLR.bwl
                                                 (opru24, Di), Dn, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                    BRCLR.bwl
                                                opr24, Dn, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                    BRCLR.bwl
                                                opr24, Dn, oprdest; (15-bit)
02 bm xb x3 x2 x1 rb
                                    BRCLR.bwl
                                                 [opr24], Dn, oprdest; (7-bit)
02 bm xb x3 x2 x1 rb r1
                                    BRCLR.bwl
                                                [opr24], Dn, oprdest; (15-bit)
```



### **Instruction Fields**

REGISTER - This field specifies the number of the data register Di which is used as the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the bit number of the bit in the operand that is to be tested. Only the low-order 5 bits of the parameter register are used.

n[4:0] - This field contains the 5-bit immediate parameter that specifies the bit number of the bit in the operand that is to be tested.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand, performs the same function as the REG-IMM or REG-REG versions but is less efficient.

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit. DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



## **BRSET**

#### Test Bit and Branch if Set

# **BRSET**

## Operation

Copy bitn to C; Then if (Di) & (bitn)  $\neq 0$ , (PC) + REL  $\Rightarrow$  PC Copy bitn to C; Then if (M) & (bitn)  $\neq 0$ , (PC) + REL  $\Rightarrow$  PC

## **Syntax Variations**

## **Addressing Modes**

BRSET Di, #opr5i, oprdest	REG-IMM-REL
BRSET Di, Dn, oprdest	REG-REG-REL
BRSET.bwloprmemreg, #opr5i, oprdest	OPR/1/2/3-IMM-REL
BRSET.bwloprmemreg, Dn, oprdest	OPR/1/2/3-REG-REL

## Description

Tests the specified bit in Di or a memory operand, and branches if the bit was set. The bit to be tested is specified in a 5-bit immediate value or in the low order five bits of a data register Dn. In the case of the general OPR addressing operand, *oprmemreg* can be a short immediate value (-1, 1, 2, 3...14, 15), a data register, an 8-, 16-, or 32-bit memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

					IPL									
-	_	_	_	_	_	_	-	-	-	_	ı	_	Δ	

C: Set if the bit being tested was set before the operation. Cleared otherwise.

## **Detailed Instruction Formats**

#### **REG-IMM-REL**

7	6	5	4	3	2	1	0				
0	0	0	0	0	0	1	1	03			
n[4:0] SD REGISTER D <i>i</i>											
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)										
	Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE:	==1)		r1			

03 bm rb BRSET Di, #opr5i, oprdest; Dest is within +63/-64 (7-bit) 03 bm rb r1 BRSET Di, #opr5i, oprdest; Dest within  $\sim +/-16K$  (15-bit)

#### **REG-REG-REL**

7	6	5	4	3	2	1	0				
0	0	0	0	0	0	1	1	03			
1	PARAN	IETER REGIS	TER Dn	0	0	0	1	bm			
1	0 1 1 1 SD REGISTER D <i>i</i>										
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)										
Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)											

03 bm xb rb BRSET Di, Dn, oprdest; Dest is within +63/-64 (7-bit)



03 bm xb rb r1

BRSET

Di, Dn, oprdest ; Dest within ~ +/-16K (15-bit)

#### OPR/1/2/3-IMM-REL

## Byte-sized operand (.B)

7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	1	03		
1		n[2:0]		0	0	0	0	bm		
OPR POSTBYTE >										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)				
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)				
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)									
	Optio	onal low-order	B bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE:	==1)		r1		

## Word-sized operand (.W)

7	6	5	4	3	2	1	0				
0	0	0	0	0	0	1	1	03			
1		n[2:0]		0	0	1	n[3]	bm			
	OPR POSTBYTE										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	FIONAL ADDRI	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1			
	(OP	FIONAL ADDRI	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1			
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)										
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)										

## Long-word sized operand (.L)

7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	1	03		
1		n[2:0]	•	1	0	n[4	:3]	bm		
OPR POSTBYTE										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		1		
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		1		
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)									
Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)										



```
03 bm xb rb
                                   BRSET.bwl
                                               #oprsxe4i, #opr5i, oprdest ; (7-bit)
03 bm xb rb r1
                                   BRSET.bwl
                                               #oprsxe4i, #opr5i, oprdest ; (15-bit)
03 bm xb rb
                                   BRSET.bwl
                                               Di, #opr5i, oprdest ; see efficient REG-IMM version
03 bm xb rb r1
                                   BRSET.bwl
                                               Di, #opr5i, oprdest ; see efficient REG-IMM version
03 bm xb rb
                                   BRSET.bwl
                                               (opru4, xys), #opr5i, oprdest; (7-bit)
03 bm xb rb r1
                                   BRSET.bwl
                                               (opru4, xys), #opr5i, oprdest; (15-bit)
03 bm xb rb
                                   BRSET.bwl
                                               \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i, oprdest; (7-bit)
03 bm xb rb r1
                                   BRSET.bwl
                                               \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i, oprdest; (15-bit)
03 bm xb rb
                                               (Di,xys), #opr5i, oprdest; (7-bit)
                                   BRSET.bwl
03 bm xb rb r1
                                   BRSET.bwl
                                               (Di, xys), #opr5i, oprdest; (15-bit)
03 bm xb rb
                                   BRSET.bwl
                                               [Di,xy], #opr5i, oprdest; (7-bit)
03 bm xb rb r1
                                               [Di, xy], #opr5i, oprdest; (15-bit)
                                   BRSET.bwl
03 bm xb x1 rb
                                   BRSET.bwl
                                               (oprs9, xysp), #opr5i, oprdest; (7-bit)
03 bm xb x1 rb r1
                                   BRSET.bwl
                                               (oprs9, xysp), #opr5i, oprdest; (15-bit)
03 bm xb x1 rb
                                   BRSET.bwl
                                               [oprs9, xysp], #opr5i, oprdest; (7-bit)
03 bm xb x1 rb r1
                                   BRSET.bwl
                                               [oprs9, xysp], #opr5i, oprdest; (15-bit)
03 bm xb x1 rb
                                   BRSET.bwl
                                               opru14,#opr5i,oprdest ; (7-bit)
03 bm xb x1 rb r1
                                   BRSET.bwl
                                               opru14,#opr5i,oprdest ;(15-bit)
03 bm xb x2 x1 rb
                                   BRSET.bwl
                                               (opru18, Di), #opr5i, oprdest; (7-bit)
03 bm xb x2 x1 rb r1
                                   BRSET.bwl
                                               (opru18,Di), #opr5i, oprdest; (15-bit)
03 bm xb x2 x1 rb
                                   BRSET.bwl
                                               opru18,#opr5i,oprdest ;(7-bit)
                                   BRSET.bwl
03 bm xb x2 x1 rb r1
                                               opru18,#opr5i,oprdest ;(15-bit)
03 bm xb x3 x2 x1 rb
                                   BRSET.bwl
                                               (opr24, xysp), #opr5i, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                   BRSET.bwl
                                               (opr24, xysp), #opr5i, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                   BRSET.bwl
                                               [opr24, xysp], #opr5i, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                               [opr24, xysp], #opr5i, oprdest; (15-bit)
                                   BRSET.bwl
03 bm xb x3 x2 x1 rb
                                   BRSET.bwl
                                               (opru24, Di), #opr5i, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                   BRSET.bwl
                                               (opru24, Di), #opr5i, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                   BRSET.bwl
                                               opr24, #opr5i, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                   BRSET.bwl
                                               opr24, #opr5i, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                   BRSET.bwl
                                               [opr24], #opr5i, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                   BRSET.bwl
                                               [opr24], #opr5i, oprdest; (15-bit)
```



#### OPR/1/2/3-REG-REL

7	6	5	4	3	2	1	0				
0	0	0	0	0	0	1	1	03			
1	1 PARAMETER REGISTER D <i>n</i> SIZE (.B-0:0, .W-0:1, .L-1:1) 0 1										
			OPR PO	STBYTE				xb			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)		1			
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)		1			
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)										
	Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE=	==1)		r1			

```
03 bm xb rb
                                                #oprsxe4i, Dn, oprdest ; (7-bit)
                                    BRSET.bwl
03 bm xb rb r1
                                    BRSET.bwl
                                                #oprsxe4i, Dn, oprdest ; (15-bit)
03 bm xb rb
                                    BRSET.bwl
                                                Di, Dn, oprdest ; see more efficient REG-REG version
03 bm xb rb r1
                                    BRSET.bwl
                                                Di, Dn, oprdest ; see more efficient REG-REG version
03 bm xb rb
                                    BRSET.bwl
                                                 (opru4, xys), Dn, oprdest; (7-bit)
03 bm xb rb r1
                                    BRSET.bwl
                                                 (opru4, xys), Dn, oprdest; (15-bit)
03 bm xb rb
                                    BRSET.bwl
                                                 \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn, oprdest; (7-bit)
03 bm xb rb r1
                                    BRSET.bwl
                                                 \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn, oprdest; (15-bit)
03 bm xb rb
                                    BRSET.bwl
                                                 (Di, xys), Dn, oprdest; (7-bit)
03 bm xb rb r1
                                    BRSET.bwl
                                                 (Di, xys), Dn, oprdest; (15-bit)
03 bm xb rb
                                    BRSET.bwl
                                                [Di,xy], Dn, oprdest; (7-bit)
                                    BRSET.bwl
03 bm xb rb r1
                                                 [Di, xy], Dn, oprdest; (15-bit)
03 bm xb x1 rb
                                    BRSET.bwl
                                                 (oprs9, xysp), Dn, oprdest; (7-bit)
03 bm xb x1 rb r1
                                    BRSET.bwl
                                                 (oprs9, xysp), Dn, oprdest; (15-bit)
03 bm xb x1 rb
                                    BRSET.bwl
                                                 [oprs9, xysp], Dn, oprdest; (7-bit)
03 bm xb x1 rb r1
                                    BRSET.bwl
                                                 [oprs9, xysp], Dn, oprdest; (15-bit)
03 bm xb x1 rb
                                    BRSET.bwl
                                                opru14, Dn, oprdest ; (7-bit)
03 bm xb x1 rb r1
                                    BRSET.bwl
                                                opru14, Dn, oprdest; (15-bit)
03 bm xb x2 x1 rb
                                    BRSET.bwl
                                                 (opru18, Di), Dn, oprdest; (7-bit)
03 bm xb x2 x1 rb r1
                                    BRSET.bwl
                                                 (opru18, Di), Dn, oprdest; (15-bit)
03 bm xb x2 x1 rb
                                    BRSET.bwl
                                                opru18, Dn, oprdest ; (7-bit)
03 bm xb x2 x1 rb r1
                                    BRSET.bwl
                                                opru18, Dn, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                    BRSET.bwl
                                                 (opr24, xysp), Dn, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                    BRSET.bwl
                                                 (opr24, xysp), Dn, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                    BRSET.bwl
                                                 [opr24, xysp], Dn, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                    BRSET.bwl
                                                 [opr24, xysp], Dn, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                    BRSET.bwl
                                                 (opru24, Di), Dn, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                    BRSET.bwl
                                                 (opru24, Di), Dn, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                    BRSET.bwl
                                                opr24, Dn, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                    BRSET.bwl
                                                opr24, Dn, oprdest; (15-bit)
03 bm xb x3 x2 x1 rb
                                    BRSET.bwl
                                                 [opr24], Dn, oprdest; (7-bit)
03 bm xb x3 x2 x1 rb r1
                                    BRSET.bwl
                                                [opr24], Dn, oprdest; (15-bit)
```



## **Instruction Fields**

REGISTER - This field specifies the number of the data register Di which is used as the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the bit number of the bit in the operand that is to be tested. Only the low-order 5 bits of the parameter register are used.

n[4:0] - This field contains the 5-bit immediate parameter that specifies the bit number of the bit in the operand that is to be tested.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand, performs the same function as the REG-IMM or REG-REG versions but is less efficient.

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit. DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

**BSET** 

#### **Test and Set Bit**

**BSET** 

## Operation

bitn of  $Di \Rightarrow C$ ; then  $(Di) \mid (bitn) \Rightarrow Di$ bitn of  $M \Rightarrow C$ ; then  $(M) \mid (bitn) \Rightarrow M$ 

## **Syntax Variations**

## **Addressing Modes**

•		<u> </u>
BSET	Di,#opr5i	REG-IMM
BSET	Di, Dn	REG-REG
BSET.bwl	oprmemreg,#opr5i	OPR/1/2/3-IMM
BSET.bwl	oprmemreg,Dn	OPR/1/2/3-REG

## Description

Tests and copies the original state of the specified bit into the C condition code bit to be used for semaphores. Then sets the specified bit in Di or a memory operand by performing a bitwise OR with a mask that has all bits clear except the specified bit. The bit to be set is specified in a 5-bit immediate value or in the low order five bits of a data register Dn. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, an 8-, 16-, or 32-bit memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify (set a bit in) the immediate operand.

## **CCR Details**

						IPL								
ſ	_	-	_	_	_	_	_	_	_	_	Δ	Δ	0	Δ

N: Set if the MSB of the result is set. Cleared otherwise.


Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

C: Set if the bit being set was set before the operation. Cleared otherwise.

## **Detailed Instruction Formats**

#### **REG-IMM**



ED bm BSET Di,#opr5i



#### **REG-REG**

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
1	PARAM	IETER REGIS	TER Dn	0	0 0 1			
1	0	1	1	1	S	Di	xb	

ED bm xb BSET Di, Dn

## OPR/1/2/3-IMM

## Byte-sized operand (.B)

7	6	5	4	3	2	1	0			
1	1	1	0	1	1	0	1	ED		
1		n[2:0]		0	0	0	0	bm		
OPR POSTBYTE										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

## Word-sized operand (.W)

7	6	5	4	3	2	1	0				
1	1	1	0	1	1	0	1	ED			
1		n[2:0]		0	0	1	n[3]	bm			
	OPR POSTBYTE										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

## Long-word sized operand (.L)

	7	6	5	4	3	2	1	0			
ſ	1	1	1	0	1	1	0	1	ED		
Ī	1		n[2:0]		1	0	n[4	4:3]	bm		
Ī	OPR POSTBYTE										
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)				
Ī		(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
Ī		(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

ED sb xb	BSET.bwl	<pre>#oprsxe4i,#opr5i ;not appropriate for destination</pre>
ED sb xb	BSET.bwl	Di,#opr5i ;see more efficient REG-IMM1 version
ED sb xb	BSET.bwl	(opru4,xys),#opr5i
ED sb xb	BSET.bwl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i$
ED sb xb	BSET.bwl	(Di,xys),#opr5i
ED sb xb	BSET.bwl	[Di,xy],#opr5i
ED sb xb x1	BSET.bwl	(oprs9,xysp),#opr5i
ED sb xb x1	BSET.bwl	[oprs9,xysp],#opr5i
ED sb xb x1	BSET.bwl	opru14,#opr5i
ED sb xb x2 x1	BSET.bwl	(opru18,Di),#opr5i
ED sb xb x2 x1	BSET.bwl	opru18,#opr5i
ED sb xb x3 x2 x1	BSET.bwl	(opr24,xysp),#opr5i
ED sb xb x3 x2 x1	BSET.bwl	[opr24,xysp],#opr5i
ED sb xb x3 x2 x1	BSET.bwl	(opru24,Di),#opr5i
ED sb xb x3 x2 x1	BSET.bwl	opr24,#opr5i
ED sb xb x3 x2 x1	BSET.bwl	[opr24],#opr5i

Linear S12 Core Reference Manual, Rev. 1.01

#### OPR/1/2/3-REG

	7	6	5	4	3	2	1	0			
	1	1	1	0	1	1	0	1	ED		
Ī	1	PARAM	ETER REGIS	TER Dn	SIZE (.B-0:0,	.W-0:1, .L-1:1)	0	1	bm		
	OPR POSTBYTE										
Ī		(OPT	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)				
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

ED bm xb	BSET.bwl	#oprsxe4i, Dn ; not appropriate for destination
ED bm xb	BSET.bwl	Di,Dn
ED bm xb	BSET.bwl	(opru4,xys),Dn
ED bm xb	BSET.bwl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}, Dn$
ED bm xb	BSET.bwl	(Di,xys),Dn
ED bm xb	BSET.bwl	[Di, xy], Dn
ED bm xb x1	BSET.bwl	(oprs9,xysp),Dn
ED bm xb x1	BSET.bwl	[oprs9,xysp],Dn
ED bm xb x1	BSET.bwl	opru14,Dn
ED bm xb x2 x1	BSET.bwl	(opru18,Di),Dn
ED bm xb x2 x1	BSET.bwl	opru18,Dn
ED bm xb x3 x2 x1	BSET.bwl	(opr24,xysp),Dn
ED bm xb x3 x2 x1	BSET.bwl	[opr24,xysp],Dn
ED bm xb x3 x2 x1	BSET.bwl	(opru24,Di),Dn
ED bm xb x3 x2 x1	BSET.bwl	opr24,Dn
ED bm xb x3 x2 x1	BSET.bwl	[opr24],Dn

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the bit number of the bit in the operand that is to be set. Only the low-order 5 bits of the parameter register are used.

n[4:0] - This field contains the 5-bit immediate parameter that specifies the bit number of the bit in the operand that is to be set.

SIZE - This field specifies 8-bit byte (0:0), 16-bit word (0:1), or 32-bit long-word (1:1) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Short immediate mode is not appropriate for instructions that store a result to the specified operand.



## **BSR**

#### **Branch to Subroutine**



## **Operation**

```
(SP) - 3 \Rightarrow SP

RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)}

(PC) + REL \Rightarrow PC
```

## **Syntax Variations**

## **Addressing Modes**

BSR oprdest	REL
-------------	-----

## **Description**

Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

Decrements the SP by three, to allow the three bytes of the return address to be stacked.

Stacks the return address (the SP points to the most-significant byte of the return address).

Branches to the location (PC) + REL.

Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.


See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

_					IPL								_	
_	_	_	_	_	_	_	_	_	-	-	_	_	_	

#### **Detailed Instruction Formats**

#### **REL**



#### **Instruction Fields**

REL SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



# **BTGL**

# Test and Toggle Bit (invert bit)



## Operation

bitn of  $Di \Rightarrow C$ ; then  $(Di) \land bitn \Rightarrow Di$ bitn of  $M \Rightarrow C$ ; then  $(M) \land bitn \Rightarrow M$ 

## **Syntax Variations**

## **Addressing Modes**

•	<b>-</b>
BTGL Di,#opr5i	REG-IMM
BTGL Di, Dn	REG-REG
BTGL.bwploprmemreg,#opr5i	OPR/1/2/3-IMM
BTGL.bwploprmemreg,Dn	OPR/1/2/3-REG

## Description

Tests and copies the original state of the specified bit into the C condition code bit to be used for semaphores. Then toggles (inverts) the specified bit in Di or a memory operand by performing a bitwise Exclusive-OR with a mask that has all bits cleared except the specified bit. The bit to be toggled is specified in a 5-bit immediate value or in the low order five bits of a data register Dn. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, an 8-, 16-, 24-, or 32-bit memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify (toggle a bit in) the immediate operand.

## **CCR Details**

						IPL								
ſ	_	-	_	_	_	_	_	_	_	_	Δ	Δ	0	Δ

N: Set if the MSB of the result is set. Cleared otherwise.


Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

C: Set if the bit being cleared was set before the operation. Cleared otherwise.

## **Detailed Instruction Formats**

#### **REG-IMM**



EE bm BTGL Di,#opr5i



#### **REG-REG**

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	1	0	EE
1	PARAM	IETER REGIS	TER Dn	0	0	0	1	bm
1	0	1	1	1	S	D REGISTER I	) <i>i</i>	xb

EE bm xb BTGL Di, Dn

## OPR/1/2/3-IMM

## Byte-sized operand (.B)

7	6	5	4	3	2	1	0		
1	1	1	0	1	1	1	0	EE	
1		n[2:0]		0	0	0	0	bm	
OPR POSTBYTE									
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

## Word-sized operand (.W)

7	6	5	4	3	2	1	0				
1	1	1	0	1	1	1	0	EE			
1		n[2:0]	•	0	0	1	n[3]	bm			
	OPR POSTBYTE										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		1			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

## Long-word sized operand (.L)

7	6	5	4	3	2	1	0					
1	1	1	0	1	1	1	0	EE				
1	1 n[2:0] 1 0 n[4:3] bi											
	OPR POSTBYTE											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)						
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

EE sb xb	BTGL.bwl	<pre>#oprsxe4i,#opr5i ;not appropriate for destination</pre>
EE sb xb	BTGL.bwl	Di,#opr5i ;see more efficient REG-IMM1 version
EE sb xb	BTGL.bwl	(opru4,xys),#opr5i
EE sb xb	BTGL.bwl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr5i$
EE sb xb	BTGL.bwl	(Di,xys),#opr5i
EE sb xb	BTGL.bwl	[Di,xy],#opr5i
EE sb xb x1	BTGL.bwl	(oprs9,xysp),#opr5i
EE sb xb x1	BTGL.bwl	[oprs9,xysp],#opr5i
EE sb xb x1	BTGL.bwl	opru14,#opr5i
EE sb xb x2 x1	BTGL.bwl	(opru18,Di),#opr5i
EE sb xb x2 x1	BTGL.bwl	opru18,#opr5i
EE sb xb x3 x2 x1	BTGL.bwl	(opr24,xysp),#opr5i
EE sb xb x3 x2 x1	BTGL.bwl	[opr24,xysp],#opr5i
EE sb xb x3 x2 x1	BTGL.bwl	(opru24,Di),#opr5i
EE sb xb x3 x2 x1	BTGL.bwl	opr24,#opr5i
EE sb xb x3 x2 x1	BTGL.bwl	[opr24],#opr5i

#### OPR/1/2/3-REG

	7	6	5	4	3	2	1	0				
ſ	1	1	1	0	1	1	1	0	EE			
Ī	1	0	1	bm								
Ī	OPR POSTBYTE											
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)					

EE bm xbBTGL.bwlDi,DnEE bm xbBTGL.bwl $(opru4, xys)$ , DnEE bm xbBTGL.bwl $\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}$ , DnEE bm xbBTGL.bwl $(Di, xys)$ , Dn	า
EE bm xb $ BTGL.bwl \qquad \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, Dn $	
EE bm xb $BTGL.bwl$ $(Di, xys), Dn$	
EE bm xb $BTGL.bwl [Di, xy], Dn$	
EE bm xb x1 BTGL.bwl $(oprs9, xysp)$ , Dn	
EE bm xb x1 $BTGL.bwl [oprs9, xysp], Dn$	
EE bm xb x1 BTGL.bwl opru14,Dn	
EE bm xb x2 x1 BTGL.bwl (opru18,Di),Dn	
EE bm xb x2 x1 BTGL.bwl opru18,Dn	
EE bm xb x3 x2 x1 BTGL.bwl $(opr24, xysp)$ , Dn	
EE bm xb x3 x2 x1 BTGL.bwl [opr24,xysp],Dn	
EE bm xb x3 x2 x1 BTGL.bwl (opru24,Di),Dn	
EE bm xb x3 x2 x1 BTGL.bwl opr24,Dn	
EE bm xb x3 x2 x1 BTGL.bwl [opr24], Dn	

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the bit number of the bit in the operand that is to be toggled. Only the low-order 5 bits of the parameter register are used.

n[4:0] - This field contains the 5-bit immediate parameter that specifies the bit number of the bit in the operand that is to be toggled.

SIZE - This field specifies 8-bit byte (0:0), 16-bit word (0:1), or 32-bit long-word (1:1) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Short immediate mode is not appropriate for instructions that store a result to the specified operand.



# **BVC**

#### **Branch if Overflow Clear**



## Operation

If V = 0, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

## **Addressing Modes**

BVC oprdest REL
-----------------

## **Description**

Tests the V status bit. If V = 0 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С
-	-	-	-	١	_	_	_	1	-	-	-	ı	-

### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	1	0	0	0	28
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
		Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE=	==1)		r1
2	28 rb		В	VC oj	<i>prdest</i> ;Dest	is within	+63/-64 (7	-bit offset	)
2	28 rb r1		B	VC oj	<i>prdest</i> ;Dest	t is within	$\sim +/-16K$ (	15-bit offse	et)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

	Bra	nch		Complementary Branch				
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment	
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed	
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed	
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed	
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed	
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned	
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned	
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned	
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned	
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple	
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple	
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple	
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple	
Always	BRA	20	_	_	_	_	_	



# **BVS**

#### **Branch if Overflow Set**



## Operation

If V = 1, then  $(PC) + REL \Rightarrow PC$ Simple branch

## **Syntax Variations**

## **Addressing Modes**

BVS oprdest	REL
-------------	-----

## **Description**

Tests the V status bit. If V = 1 then program execution continues at location (PC) + REL See Section 3.6, "Relative Addressing Modes (REL, REL1)" for details of branch execution.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	-

#### **Detailed Instruction Formats**

#### **REL**

	7	6	5	4	3	2	1	0	
	0	0	1	0	1	0	0	1	29
	REL_SIZE	7 bit DISPLAC	EMENT (REL	SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb
		Optio	onal low-order 8	3 bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE=	==1)		r1
2	19 rb		Bı	VS oj	prdest ;Dest	t is within	+63/-64 (7	-bit offset	)
2	9 rb r1		B	VS o	prdest ;Dest	t is within	$\sim +/-16K$ (2)	15-bit offse	et)

#### **Instruction Fields**

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



	Bra	nch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	Z   (N ^ V) = 0	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ^ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z   (N ^ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ^ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ^ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C   Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C   Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	_	_	_	_		



# **CLB**

## **Count Leading Sign-Bits**



Syntax \	/ariations	Addressing Modes
CLB	cpureg,cpureg	REG-REG

## **Description**

Counts the number of leading sign-bits in the source register, decrements this number and then copies the result into the destination register.

The result can be directly used as shift-width operand to normalize a fractional number in the source register by shifting its content to the left.

Only the data-registers D0..D7 can be used as arguments for this instruction.

### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	0	Δ	0	_

N: 0, cleared.

Z: Set if the result is zero. Cleared otherwise.

V: 0, cleared.

#### **Detailed Instruction Formats**

#### INH

	7	6	5	4	3	2	1	0		
	0	0	0	1	1	0	1	1	1B	
Ī	1	0	0	1	0	0	0	1	91	
Ī	0	SOU	RCE REGISTE	R Di	0	DESTINATION REGISTER DI				

1B 91 cb CLB cpureg, cpureg

#### **Instruction Fields**

SOURCE REGISTER Di - This field specifies the number of the data register Di which is used as the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DESTINATION REGISTER Di - This field specifies the number of the data register Di which is used as the result register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).



**CLC** 

## **Clear Carry**

(Translates to ANDCC #\$FE)

**CLC** 

## Operation

 $0 \Rightarrow C$  bit

## **Syntax Variations**

## **Addressing Modes**

CLC	IMM1

## **Description**

Clears the C status bit. This instruction is assembled as ANDCC #\$FE. The ANDCC instruction can be used to clear any combination of bits in the CCL in one operation.

CLC can be used to set up the C bit prior to a shift or rotate instruction involving the C bit.

#### **CCR Details**

	-				IPL								
-	ı	-	-	-	_	_	_	_	_	_	-	ı	0

C: Cleared.

## **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	0	1	1	1	0	CE
1	1	1	1	1	1	1	0	] FE

CE FE CLC



CLI

## **Clear Interrupt Mask**

(Translates to ANDCC #\$EF)



## Operation

 $0 \Rightarrow I \text{ bit}$ 

## **Syntax Variations**

## **Addressing Modes**

CLI	IMM1

## **Description**

Clears the I mask bit. This instruction is assembled as ANDCC #\$EF. The ANDCC instruction can be used to clear any combination of bits in the CCL in one operation.

When the I bit is cleared, interrupts are enabled.

There is a 1-cycle (bus clock) delay in the clearing mechanism for the I bit so that, if interrupts were previously disabled, the next instruction after a CLI will always be executed, even if there was an interrupt pending prior to execution of the CLI instruction.

#### **CCR Details**

	С	V	Z	N	I	-	X	S	IPL	-	-	-	-	U	
supervisor state	_	_	_	_	0	_	_	_	_	_	_	_	_	_	
user state	_	_	_	_	_	_	_	_	_	_	_	_	_	_	

#### **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	0	1	1	1	0	CE
1	1	1	0	1	1	1	1	EF

CE EF CLI



## CLR

## Clear Memory, Register, or Index Register



## Operation

 $0 \Rightarrow M$ ; or  $0 \Rightarrow Di$ ; or  $0 \Rightarrow X$ ; or  $0 \Rightarrow Y$ 

Syntax \	/ariations	Addressing Modes
CLR.bwp1	oprmemreg	OPR/1/2/3
CLR	Di	INH
CLR	X	INH
CLR	Y	INH

### **Description**

Clears a memory operand M, a CPU register Di, or index registers X or Y. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The size of the memory operand M is determined by the suffix (b=8 bit byte, w=16 bit word, p=24 bit pointer, or l=32 bit long-word). If the OPR memory addressing mode is used to specify a data register Di, the register determines the size for the operation and the .bwpl suffix is ignored. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to clear the immediate operand.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	ı	0	1	0	0

N: 0, cleared.

Z: 1, set.

V: 0, cleared.

C: 0, cleared.

#### **Detailed Instruction Formats**

#### INH

9A 9B

	7	6	5	4	3	2	1	0	
[	0	0	1	1	1		SD REGISTER	R D <i>i</i>	3q
3	đ		C	LR D.	i				
IN	NH								
	7	6	5	4	3	2	1	0	
ſ	1	0	0	1	1	0	1	Y/X	9p

Χ

Υ

Linear S12 Core Reference Manual, Rev. 1.01

CLR

CLR



#### OPR/1/2/3

	7	6	5	4	3	2	1	0	
ſ	1	0	1	1	1	1	SIZE (.B,	.W, .P, .L)	Вр
Ī	OPR POSTBYTE xb								
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)		1
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								1
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

Bp xb CLR. Bp xb CLR.	<pre>bwpl #oprsxe4i ;not appropriate for destination bwpl Di ;INH version is more efficient bwpl (opru4,xys)</pre>
-	$bwp1  \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
Bp xb CLR.	bwpl (Di, xys)
Bp xb CLR.	bwpl [Di, xy]
Bp xb x1 CLR.	bwpl (oprs9,xysp)
Bp xb x1 CLR.	bwpl [oprs9,xysp]
Bp xb x1 CLR.	bwpl opru14
Bp xb x2 x1 CLR.	bwpl (opru18,Di)
Bp xb x2 x1 CLR.	bwpl opru18
Bp xb x3 x2 x1 CLR.	bwpl (opr24,xysp)
Bp xb x3 x2 x1 CLR.	bwpl [opr24,xysp]
Bp xb x3 x2 x1 CLR.	bwpl (opru24,Di)
Bp xb x3 x2 x1 CLR.	bwpl opr24
Bp xb x3 x2 x1 CLR.	bwpl [opr24]

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as the first source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

Y/X - This field selects either Y (1) or X (0) to be cleared.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.





## **Clear Overflow**

**CLV** 

(Translates to ANDCC #\$FD)

## Operation

 $0 \Rightarrow V$  bit

## **Syntax Variations**

## **Addressing Modes**

CLV	IMM1

## **Description**

Clears the V status bit. This instruction is assembled as ANDCC #\$FD. The ANDCC instruction can be used to clear any combination of bits in the CCL in one operation.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	-	0	_

V: Cleared.

#### **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	0	1	1	1	0	CE
1	1	1	1	1	1	0	1	FD

CE FD CLV



# **CMP**

## Compare



## **Operation**

$$(Di) - (M); (X) - (M); (Y) - (M); (S) - (M); or (X) - (Y)$$

Synta	x Variations	Addressing Modes
CMP	Di,#oprimmsz	IMM1/2/4
CMP	Di,oprmemreg	OPR/1/2/3
CMP	xy,#opr24i	IMM3
CMP	xy,oprmemreg	OPR/1/2/3
CMP	S,# <i>opr24i</i>	IMM3
CMP	S,oprmemreg	OPR/1/2/3
CMP	Х, У	INH

## **Description**

Compare register Di, X, Y, or S to an immediate value or to a memory operand, or compare X to Y and set the condition codes, which may then be used for arithmetic and logical conditional branching. The operation is equivalent to a subtract but the result is not stored and the contents of the CPU register and the memory operand are not changed. When the operand is an immediate value, it has the same size as the CPU register. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as the CPU register at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

_					IPL									
_	_	_	_	-	_	_	_	_	_	Δ	Δ	Δ	Δ	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.

C: Set if there is a borrow from the MSB of the result. Cleared otherwise.



## **Detailed Instruction Formats**

## IMM1/2/4 (for CMP Di)


7	6	5	4	3	2	1	0		
1	1	1	0	0	;	SD REGISTER I	Di	] Ep	
	IMMEDIATE DATA								
	((	OPTIONAL IMN	IEDIATE DATA	DEPENDING	ON SIZE OF I	D <i>i</i> )		1	
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								

## OPR/1/2/3 (for CMP Di)

7	6	5	4	3	2	1	0	
1	1	1	1	0		SD REGISTER D	Di	Fn
OPR POSTBYTE xb								
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-M	ODE)		1
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

Fn xb	CMP	Di,#oprsxe4i ;-1, +1, 2, 314, 15
Fn xb	CMP	$\mathtt{D}i$ , $\mathtt{D}j$
Fn xb	CMP	Di,(opru4,xys)
Fn xb	CMP	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
Fn xb	CMP	Di,(Dj,xys)
Fn xb	CMP	Di,[Dj,xy]
Fn xb x1	CMP	Di,(oprs9,xysp)
Fn xb x1	CMP	Di,[oprs9,xysp]
Fn xb x1	CMP	Di,opru14
Fn xb x2 x1	CMP	Di,(opru18,Dj)
Fn xb x2 x1	CMP	Di,opru18
Fn xb x3 x2 x1	CMP	Di,(opr24,xysp)
Fn xb x3 x2 x1	CMP	Di,[opr24,xysp]
Fn xb x3 x2 x1	CMP	Di,(opru24,Dj)
Fn xb x3 x2 x1	CMP	Di,opr24
Fn xb x3 x2 x1	CMP	Di,[opr24]

## IMM3 (for CMP X and Y)



Ep i3 i2 i1 CMP xy, #opr24i



## OPR/1/2/3 (for CMP X and Y)

	7	6	5	4	3	2	1	0	
	1	1	1	1	1	0	0	Y/X	Fp
Ī	OPR POSTBYTE xb								
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)		
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

En wh	CMP	xy, #oprsxe4i ;-1, +1, 2, 314, 15
Fp xb	CMP	xy, #Opisxe41 ;-1, +1, 2, 314, 13
Fp xb	CMP	xy,Dj
Fp xb	CMP	xy,(opru4,xys)
Fp xb	CMP	$xy$ , { $(+-xy) \mid (xy+-) \mid (-s) \mid (s+)$ }
Fp xb	CMP	xy, (Dj, xys)
Fp xb	CMP	xy, [Dj, xy]
Fp xb x1	CMP	xy,(oprs9,xysp)
Fp xb x1	CMP	xy,[oprs9,xysp]
Fp xb x1	CMP	xy,opru14
Fp xb x2 x1	CMP	xy,(opru18,Dj)
Fp xb x2 x1	CMP	xy,opru18
Fp xb x3 x2 x1	CMP	xy,(opr24,xysp)
Fp xb x3 x2 x1	CMP	xy,[opr24,xysp]
Fp xb x3 x2 x1	CMP	xy,(opru24,Dj)
Fp xb x3 x2 x1	CMP	xy,opr24
Fp xb x3 x2 x1	CMP	xy,[opr24]

## IMM3 (for CMP S)

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0	0	0	0	1	0	0	04			
IMMEDIATE DATA[23:16]											
	IMMEDIATE DATA[15:8]										
			IMMEDIATE	DATA[7:0]				11			

1B 04 i3 i2 i1

CMP

S,#*opr24i* 

## **OPR/1/2/3 (for CMP S)**

7	6	5	4	3	2	1	0					
0	0	0	1	1	0	1	1	1B				
0	0	0	0	0	0	1	0	02				
OPR POSTBYTE												
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1B 0:	2 xb	CMP	S,#oprsxe4i ;-1, +1, 2, 314, 15
1B 0	2 xb	CMP	S,Dj
1B 0	2 xb	CMP	S,(opru4,xys)
1B 0	2 xb	CMP	S, $\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 0	2 xb	CMP	S,( <i>Dj,xys</i> )
1B 0	2 xb	CMP	S,[ <i>Dj</i> , <i>xy</i> ]
1B 0	2 xb x1	CMP	S,(oprs9,xysp)
1B 0	2 xb x1	CMP	S,[oprs9,xysp]
1B 0:	2 xb x1	CMP	S, opru14

### Linear S12 Core Reference Manual, Rev. 1.01



#### ter 6 Instruction Glossary

1в	02	xb	x2	x1		CMP	S,(opru18,Dj)
1в	02	xb	x2	x1		CMP	S,opru18
1в	02	xb	x3	x2	x1	CMP	S, (opr24, xysp)
1в	02	xb	x3	x2	x1	CMP	S, [opr24, xysp]
1в	02	xb	x3	x2	x1	CMP	S,(opru24,Dj)
1B	02	xb	x3	x2	x1	CMP	S,opr24
1B	02	xb	x3	x2	x1	CMP	S,[opr24]

#### INH (for CMP X,Y)

	7	6	5	4	3	2	1	0	
	1	1	1	1	1	1	0	0	FC
F	٠ ۲		CI	MP X	V				

#### Instruction Fields

SD REGISTER Di - This field specifies the number of the data register Di which is used as the first source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes 3 bytes or 4 bytes wide, depending on the size of the source register.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.

Y/X - This field specified either the  $X\left(0\right)$  or  $Y\left(1\right)$  index register as the first source operand.



## COM

## **Complement Memory**



## Operation

 $\sim$ (M)  $\Rightarrow$  M

Syntax Variations	Addressing Modes
COM.bwl oprmemreg	OPR/1/2/3

## **Description**

Complements (inverts) a memory operand M. The memory operand *oprmemreg* can be a data register, a memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The size of the memory operand M is determined by the suffix (b=8 bit byte, w=16 bit word, or l=32 bit long-word). If the OPR memory addressing mode is used to specify a data register Di, the register determines the size for the operation and the *.bwl* suffix is ignored. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: 0, cleared.

#### **Detailed Instruction Formats**

#### OPR/1/2/3

7	6	5	4	3	2	1	0							
1	1	0	0	1	1	SIZE (.B, .W,	–, .L) Cp							
OPR POSTBYTE														
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)														
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
Cp xb		С	OM.bwl #	oprsxe4i ;no	ot appropri	ate for destina	ation							
Cp xb		C	OM.bwl D	i										

Cp xb	COM.bwl	<pre>#oprsxe4i ;not appropriate for destination</pre>
Cp xb	COM.bwl	Di
Cp xb	COM.bwl	(opru4,xys)
Cp xb	COM.bwl	$\{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
Cp xb	COM.bwl	(Di,xys)
Cp xb	COM.bwl	[Di, xy]
Cp xb x1	COM.bwl	(oprs9,xysp)
Cp xb x1	COM.bwl	[oprs9,xysp]
Cp xb x1	COM.bwl	opru14
Cp xb x2 x1	COM.bwl	(opru18,Di)

Linear S12 Core Reference Manual, Rev. 1.01



#### ter 6 Instruction Glossary

Cp xb x2	x1	COM.bwl	opru18
Cp xb x3	x2 x1	COM.bwl	(opr24,xysp)
Cp xb x3	x2 x1	COM.bwl	[opr24,xysp]
Cp xb x3	x2 x1	COM.bwl	(opru24,Di)
Cp xb x3	x2 x1	COM.bwl	opr24
Cp xb x3	x2 x1	COM.bwl	[opr24]

## **Instruction Fields**

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



## **DBcc**

#### **Decrement and Branch**



## Operation

 $(Di) - 1 \Rightarrow Di$ ; then Branch if (condition) true

 $(X) - 1 \Rightarrow X$ ; then Branch if (condition) true

 $(Y) - 1 \Rightarrow Y$ ; then Branch if (condition) true

 $(M) - 1 \Rightarrow M$ ; then Branch if (condition) true

Condition may be...

NE (Z=0), EQ (Z=1), PL (N=0), MI (N=1), GT (Z | N=0), or LE (Z | N=1)

## **Syntax Variations**

## **Addressing Modes**

DBcc	D <i>i,oprdest</i>	REG-REL
DBcc	X,oprdest	REG-REL
DBcc	Y,oprdest	REG-REL
DBcc.b	wploprmemreg,oprdest	OPR/1/2/3-REL

## Description

Decrement the operand (internally determining the N and Z conditions but not modifying the CCR) then branch if the specified condition is true. The condition (cc) can be NE (not equal), EQ (equal), PL (plus), MI (minus), GT (greater than), or LE (less than or equal). The operand may be one of the eight data registers, index register X, index register Y, or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. *It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify (decrement) the immediate operand.* The relative offset for the branch can be either 7 bits (-64 to +63) or 15 bits (~+/-16K) displacement from the DBcc opcode location.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	_	_	-	-	_	_	_	_	_	

## **Detailed Instruction Formats**

#### REG-REL (Di)

7	6	5	4	3	2	1	0				
0	0	0	0	1	1	0	1	0B			
1	CC (NE	REGISTER Di		lb							
REL_SIZE	7 bit DISPLAC	7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)									
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)										

0B lb rb DBcc Di, oprdest; destination within -64..+63 (7-bit) 0B lb rb rl DBcc Di, oprdest; destination within  $\sim+/-16k$  (15-bit)

Linear S12 Core Reference Manual, Rev. 1.01

#### REG-REL (X, Y)

	7	6	5	4	3	2	1	0			
ſ	0	0	0	0	1	1	0	1	0B		
Ī	1	CC (NE	,EQ,PL,MI,GT	,LE,-,-)	1	0	don't care	Y/X	lb		
Ī	REL_SIZE	7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)									
	Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)										

0B lb rb	DBcc	X, oprdest ; destination within -64+63 (7-bit)
0B lb rb r1	DBcc	X, oprdest ; destination within ~+/-16k (15-bit)
0B lb rb	DBcc	Y, oprdest ; destination within -64+63 (7-bit)
OB lb rb r1	DBcc	Y.oprdest :destination within ~+/-16k (15-bit)

#### **OPR/1/2/3-REL**

7	6	5	4	3	2	1	0						
0	0	0	0	1	1	0	1	0B					
1	CC (NE,EQ,PL,MI,GT,LE,-,-) 1 1 SIZE (.B, .W, .P, .L)												
	OPR POSTBYTE												
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
	(OP	ΓΙΟΝΑL ADDRI	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1					
REL_SIZE	REL_SIZE 7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)												
	Optio	onal low-order 8	3 bits of 15-bit I	DISPLACEMEN	NT (REL_SIZE:	==1)		] r1					

```
OB lb xb rb
                                  DBcc.bwpl
                                              #oprsxe4i,oprdest; not appropriate for destination
0B lb xb rb r1
                                  DBcc.bwpl
                                              #oprsxe4i,oprdest ;not appropriate for destination
0B lb xb rb
                                              Di, oprdest ; see efficient REG-REL version
                                  DBcc.bwpl
0B lb xb rb r1
                                  DBcc.bwpl
                                              Di, oprdest ; see efficient REG-REL version
0B lb xb rb
                                  DBcc.bwpl
                                              (opru4, xys), oprdest; (7-bit)
0B lb xb rb r1
                                  DBcc.bwpl
                                              (opru4,xys),oprdest;(15-bit)
0B lb xb rb
                                  DBcc.bwpl
                                              \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}, oprdest ; (7-bit)
0B lb xb rb r1
                                  DBcc.bwpl
                                              \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, oprdest; (15-bit)
0B lb xb rb
                                              (Di,xys), oprdest; (7-bit)
                                  DBcc.bwpl
0B lb xb rb
                                  DBcc.bwpl
                                              (Di, xys), oprdest; (7-bit)
0B lb xb rb r1
                                  DBcc.bwpl
                                              [Di,xy], oprdest; (15-bit)
0B lb xb rb r1
                                  DBcc.bwpl
                                              [Di,xy], oprdest; (15-bit)
0B lb xb x1 rb
                                              (oprs9, xysp), oprdest; (7-bit)
                                  DBcc.bwpl
0B lb xb x1 rb r1
                                  DBcc.bwpl
                                              (oprs9, xysp), oprdest; (15-bit)
0B lb xb x1 rb
                                  DBcc.bwpl
                                              [oprs9,xysp],oprdest;(7-bit)
0B lb xb x1 rb r1
                                  DBcc.bwpl
                                              [oprs9,xysp],oprdest;(15-bit)
OB lb xb x1 rb
                                  DBcc.bwpl
                                              opru14, oprdest; (7-bit)
0B lb xb x1 rb r1
                                  DBcc.bwpl
                                              opru14,oprdest ;(15-bit)
0B lb xb x2 x1 rb
                                  DBcc.bwpl
                                              (opru18, Di), oprdest; (7-bit)
0B lb xb x2 x1 rb r1
                                  DBcc.bwpl
                                              (opru18, Di), oprdest; (15-bit)
0B lb xb x2 x1 rb
                                  DBcc.bwpl
                                              opru18,oprdest ; (7-bit)
0B lb xb x2 x1 rb r1
                                  DBcc.bwpl
                                              opru18, oprdest; (15-bit)
0B lb xb x3 x2 x1 rb
                                              (opr24, xysp), oprdest; (7-bit)
                                  DBcc.bwpl
0B lb xb x3 x2 x1 rb r1
                                  DBcc.bwpl
                                              (opr24, xysp), oprdest; (15-bit)
0B lb xb x3 x2 x1 rb
                                  DBcc.bwpl
                                              [opr24,xysp],oprdest;(7-bit)
0B lb xb x3 x2 x1 rb r1
                                  DBcc.bwpl
                                              [opr24,xysp],oprdest;(15-bit)
0B lb xb x3 x2 x1 rb
                                  DBcc.bwpl
                                              (opru24, Di), oprdest; (7-bit)
0B lb xb x3 x2 x1 rb r1
                                  DBcc.bwpl
                                              (opru24, Di), oprdest; (15-bit)
OB lb xb x3 x2 x1 rb
                                  DBcc.bwpl
                                              opr24, oprdest; (7-bit)
0B lb xb x3 x2 x1 rb r1
                                  DBcc.bwpl
                                              opr24, oprdest; (15-bit)
```

Linear S12 Core Reference Manual, Rev. 1.01



#### Instruction Fields

CC - This field specifies the condition for the branch according to the table below:

Test	Mnemonic	Condition	Boolean
NE; r≠0	DBNE	000	Z = 0
EQ; r=0	DBEQ	001	Z = 1
PL; r≥0	DBPL	010	N = 0
MI; r<0	DBMI	011	N = 1
GT; r>0	DBGT	100	Z   N = 0
LE; r≤0	DBLE	101	Z   N = 1
reserved (Decre	ment and	110	_
Branch Ne	ever)	111	_

REGISTER - This field specifies the number of the data register Di which is used as the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

Y/X - This field specifies either index register X(0) or index register Y(1) as the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a short-immediate operand, is not appropriate because you cannot alter (decrement) the immediate operand value. Using OPR addressing mode to specify a register operand, performs the same function as the REG-REL versions but is less efficient.

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit.

DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

**DEC** 

#### **Decrement**

**DEC** 

## Operation

$$(Di) - 1 \Rightarrow Di$$

$$(M) - 1 \Rightarrow M$$

Syntax V	ariations	Addressing Modes
DEC	Di	INH
DEC.bwl	oprmemreg	OPR/1/2/3

## Description

Decrement a register Di or memory operand M. The memory operand oprmemreg can be a data register, a memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The size of the memory operand M is determined by the suffix (b=8 bit byte, w=16 bit word, or l=32 bit long-word). If the OPR memory addressing mode is used to specify a data register Dj, the register determines the size for the operation and the .bwl suffix is ignored. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.

#### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	_

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if there was a two's complement overflow as a result of the operation. Cleared otherwise.

#### **Detailed Instruction Formats**

#### INH





#### OPR/1/2/3

7	6	5	4	3	2	1	0				
1	0	1	0	1	1	SIZE (.B,	.W, -, .L)	Ар			
OPR POSTBYTE											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

Ap xb	DEC.bwl	<pre>#oprsxe4i ;not appropriate for destination</pre>
Ap xb	DEC.bwl	Dj ;INH version is more efficient
Ap xb	DEC.bwl	(opru4,xys)
Ap xb	DEC.bwl	$\{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
Ap xb	DEC.bwl	(Dj,xys)
Ap xb	DEC.bwl	[Dj, xy]
Ap xb x1	DEC.bwl	(oprs9,xysp)
Ap xb x1	DEC.bwl	[oprs9,xysp]
Ap xb x1	DEC.bwl	opru14
Ap xb x2 x1	DEC.bwl	(opru18,Dj)
Ap xb x2 x1	DEC.bwl	opru18
Ap xb x3 x2 x1	DEC.bwl	(opr24,xysp)
Ap xb x3 x2 x1	DEC.bwl	[opr24,xysp]
Ap xb x3 x2 x1	DEC.bwl	(opru24,Dj)
Ap xb x3 x2 x1	DEC.bwl	opr24
Ap xb x3 x2 x1	DEC.bwl	[opr24]

#### **Instruction Fields**

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.

## **DIVS**

## Signed Divide

**DIVS** 

## **Operation**

 $(Dj) \div (Dk) \Rightarrow Dd$ 

 $(Dj) \div IMM \Rightarrow Dd$ 

 $(Dj) \div (M) \Rightarrow Dd$ 

 $(M1) \div (M2) \Rightarrow Dd$ 

Syntax \	/ariations	Addressing Modes
DIVS	Dd,Dj,Dk	REG-REG
DIVS.B	Dd,Dj,#opr8i	REG-IMM1
DIVS.W	Dd,Dj,#opr16i	REG-IMM2
DIVS.L	Dd,Dj,#opr32i	REG-IMM4
DIVS.bw	l Dd,Dj,oprmemreg	REG-OPR/1/2/3
DIVS.bwg	olbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

## Description

Divides a signed two's complement dividend by a signed two's complement divisor to produce a signed two's complement quotient in a register Dd. The dividend may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The divisor may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. To ensure compatibility with the C standard, the sign of the quotient is the exclusive-OR of the sign of the dividend and the divisor.

#### **CCR Details**

					IPL								
_	_	-	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Undefined after overflow or division by zero. Cleared otherwise.
- Z: Set if the result is zero. Undefined after overflow or division by zero. Cleared otherwise.
- V: Set if the signed result does not fit in the result register Dd. Undefined after division by zero. Cleared otherwise.
- C: Set if divisor was zero. Cleared otherwise. (Indicates division by zero).



## **Detailed Instruction Formats REG-REG**

	7	6	5	4	3	2	1	0		
	0	0	0	1	1	0	1	1	1B	
Ī	0	0	1	1	0	QUOTIENT REGISTER Dd				
	1	0	DIVID	DEND REGIST	ER D <i>j</i>	DIVI	SOR REGISTE	R Dk	mb	

1B 3n mb DIVS Dd, Dj, Dk

#### **REG-IMM1/2/4**

7 6 5 4 3 2 1 0									
0 0 1 1 1 0 1 1									
0 0 1 1 0 QUOTIENT REGISTER Dd									
1 1 DIVIDEND REGISTER D $j$ 1 IMM_SIZE (.B, .W, -, .L) IN									
IMMEDIATE DATA (Divisor)									
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)									
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)									
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)									

1B 3n mb i1 DIVS.B Dd, Dj, #opr8i1B 3n mb i2 i1 DIVS.W Dd, Dj, #opr16i; short-imm better for some values 1B 3n mb i4 i3 i2 i1 DIVS.L Dd, Dj, #opr32i; short-imm better for some values

#### **REG-OPR/1/2/3**

0         0         0         1         1         0         1         1           0         0         1         1         0         QUOTIENT REGISTER Dd           1         1         DIVIDEND REGISTER Dj         M2_SIZE (.B, .W, -, .L)           OPR POSTBYTE (for M2 divisor)           (OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
1 1 DIVIDEND REGISTER Dj M2_SIZE (.B, .W, -, .L)  OPR POSTBYTE (for M2 divisor)  (OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)	1B								
OPR POSTBYTE (for M2 divisor)  (OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)	3n								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)	mb								
,	xb								
(ODTIONAL ADDRESS DYTE DEPENDING ON ADDRESS MODE)	]								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1в	3n mb	xb			DIVS.bwl	Dd, Dj, #oprsxe4i
1в	3n mb	xb			DIVS.bwl	Dd, Dj, Dk ; see more efficient REG-REG version
1B	3n mb	xb			DIVS.bwl	Dd, Dj, (opru4, xys)
1в	3n mb	xb			DIVS.bwl	$Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1в	3n mb	xb			DIVS.bwl	Dd, Dj, (Di, xys)
1в	3n mb	xb			DIVS.bwl	Dd, Dj, [Di, xy]
1в	3n mb	xb x1			DIVS.bwl	Dd, Dj, (oprs9, xysp)
1в	3n mb	xb x1			DIVS.bwl	Dd, Dj, [oprs9, xysp]
1в	3n mb	xb x1			DIVS.bwl	Dd, Dj, opru14
1в	3n mb	xb x2	x1		DIVS.bwl	Dd,Dj,(opru18,Dj)
1в	3n mb	xb x2	x1		DIVS.bwl	Dd, Dj, opru18
1в	3n mb	xb x3	x2	x1	DIVS.bwl	Dd, Dj, (opr24, xysp)
1в	3n mb	xb x3	x2	x1	DIVS.bwl	Dd, Dj, [opr24, xysp]
1в	3n mb	xb x3	x2	x1	DIVS.bwl	Dd,Dj,(opru24,Dj)
1B	3n mb	xb x3	x2	x1	DIVS.bwl	Dd, Dj, opr24
1в	3n mb	xb x3	x2	x1	DIVS.bwl	Dd, Dj, [opr24]

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

179

#### OPR/1/2/3-OPR/1/2/3

7	7 6 5 4 3 2 1 0								
0	0 0 1 1 1 0 1 1								
0	0 0 1 1 0 QUOTIENT REGISTER Dd								
1	1 1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0								
OPR POSTBYTE (for M1 dividend)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	OPR POSTBYTE (for M2 divisor)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (Dividend) (select 1 option in this col)	Source Format for M2 (Divisor) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb	xb	DIVS.buplbupl		Dj,	Dk
	xb	xb			(opru4,xys),	(opru4,xys)
	xb				(+-xy)   (xy+-)   (-s)   (s+),	, , , , ,
		xb				(+-xy)   (xy+-)   (-s)   (s+)
	xb	xb			(Dj,xys),	(Dk, xys)
	xb	XD			[Dj, xy],	(DK, XYS)
1B 3n mb	AD	xb		Dd, -	, נעז, נען	[Dk, xy]
	xb x1				(oprs9,xysp),	
		xb x1				(oprs9,xysp)
	xb x1				[oprs9,xysp],	
		xb x1				[oprs9,xysp]
	xb x1	xb x1			opru14,	opru14
	xb x2 x1	112 112			(opru18,Dj),	
		xb x2 x1	]		, , , , , ,	(opru18,Dk)
	xb x2 x1				opru18,	_
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
	1 2 0 1	xb x3 x2 x1			0.4	(opru24,Dk)
	xb x3 x2 x1				opr24,	24
	xb x3 x2 x1	xb x3 x2 x1			[opr24],	opr24
	VN X2 X7 XI	xb x3 x2 x1			[Opi24],	[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



### **Instruction Fields**

QUOTIENT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVIDEND REGISTER - This field specifies the number of the data register D<sub>i</sub> used as dividend (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVISOR REGISTER - This field specifies the number of the data register Dk used as divisor (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM version of the instruction because those codes are used for the OPR-OPR version.

M1 SIZE and M2 SIZE - These fields specify the size of M1 (dividend) and M2 (divisor) which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1 SIZE and/or M2 SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM\_SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both the dividend and the divisor, is less efficient than using the REG-REG version of the instruction.

Linear S12 Core Reference Manual, Rev. 1.01 Freescale Semiconductor 181

# DIVU

# **Unsigned Divide**



### Operation

 $(Dj) \div (Dk) \Rightarrow Dd$ 

 $(Dj) \div IMM \Rightarrow Dd$ 

 $(Dj) \div (M) \Rightarrow Dd$ 

 $(M1) \div (M2) \Rightarrow Dd$ 

Syntax	Variations	Addressing Modes
DIVU	Dd,Dj,Dk	REG-REG
DIVU.B	Dd,Dj,#opr8i	REG-IMM1
DIVU.W	Dd,Dj,#opr16i	REG-IMM2
DIVU.L	Dd,Dj,#opr32i	REG-IMM4
DIVU.bu	1 Dd,Dj,oprmemreg	REG-OPR/1/2/3
DIVU.bw	plbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

# Description

Divides an unsigned dividend by an unsigned divisor to produce an unsigned quotient in a register Dd. The dividend may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The divisor may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2.

### **CCR Details**

						IPL								
ſ	-	-	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Undefined after overflow or division by zero. Cleared otherwise.
- Z: Set if the result is zero. Undefined after overflow or division by zero. Cleared otherwise.
- V: Set if the unsigned result does not fit in the result register Dd. Undefined after division by zero. Cleared otherwise.
- C: Set if divisor was zero. Cleared otherwise. (Indicates division by zero).



# **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	0	QUOT	IENT REGIST	ER Dd	3n
0	0	DIVID	END REGIST	ER D <i>j</i>	DIVIS	SOR REGISTE	R Dk	mb

Dd,Dj,Dk

DIVU

## REG-IMM1/2/4

1B 3n mb

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0	1	1	0	QUOTIENT REGISTER Dd						
0	0 1 DIVIDEND REGISTER Dj 1 IMM_SIZE (.B, .W, -, .L)										
	IMMEDIATE DATA (divisor)										
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)					
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)					

1B 3n mb i1 DIVU.B Dd,Dj,#opr8i

1B 3n mb i2 i1 DIVU.W Dd,Dj,#opr16i ;short-imm better for some values

1B 3n mb i4 i3 i2 i1 DIVU.L Dd,Dj,#opr32i ;short-imm better for some values

### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0	1	1	0	QUOT	QUOTIENT REGISTER Dd					
0	1	DIVID		M2_SIZE (.	B, .W, -, .L)	mb					
	OPR POSTBYTE (for M2 divisor)										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1в	3n mb	xb		DIVU.bwl	Dd,Dj,#oprsxe4i
1в	3n mb	xb		DIVU.bwl	Dd, Dj, Dk ; see more efficient REG-REG version
1в	3n mb	xb		DIVU.bwl	Dd,Dj,(opru4,xys)
1в	3n mb	xb		DIVU.bwl	$Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1в	3n mb	xb		DIVU.bwl	Dd,Dj,(Di,xys)
1в	3n mb	xb		DIVU.bwl	Dd, Dj, [Di, xy]
1в	3n mb	xb x1		DIVU.bwl	Dd,Dj,(oprs9,xysp)
1в	3n mb	xb x1		DIVU.bwl	Dd,Dj,[oprs9,xysp]
1в	3n mb	xb x1		DIVU.bwl	Dd,Dj,opru14
1в	3n mb	xb x2	x1	DIVU.bwl	Dd,Dj,(opru18,Di)
1в	3n mb	xb x2	x1	DIVU.bwl	Dd,Dj,opru18
1в	3n mb	xb x3	x2 x1	DIVU.bwl	Dd,Dj,(opr24,xysp)
1в	3n mb	xb x3	x2 x1	DIVU.bwl	Dd,Dj,[opr24,xysp]
1в	3n mb	xb x3	x2 x1	DIVU.bwl	Dd,Dj,(opru24,Di)
1в	3n mb	xb x3	x2 x1	DIVU.bwl	Dd, Dj, opr24
1в	3n mb	xb x3	x2 x1	DIVU.bwl	Dd, Dj, [opr24]

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

183

### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
0	0	1	1	0	QUOT	IENT REGIST	ER Dd	3n		
0	1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0									
	OPR POSTBYTE (for M1 dividend)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)				
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)				
			PR POSTBYTE	•	•			xb		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (Dividend) (select 1 option in this col)	Source Format for M2 (Divisor) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb	1_			(+-xy) (xy+-) (-s) (s+),	(,) (,, ) (, -) (, -)
	xb	xb			(Di)	(+-xy)   (xy+-)   (-s)   (s+)
	dx	xb			(Dj, xys),	(Dk, xys)
	xb	XD			[Dj, xy],	(DK, XYS)
	AD .	xb				[Dk, xy]
	xb x1	TAB .			(oprs9, xysp),	
		xb x1				(oprs9,xysp)
	xb x1		DIVU. <i>bwplbwpl</i> D		[oprs9,xysp],	
1B 3n mb		xb x1		Dd,		[oprs9,xysp]
TR 3H MD	xb x1				opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
	1 2 0 1	xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	(
	xb x3 x2 x1	xb x3 x2 x1			[ong24 rargn]	(opr24,xysp)
	XD X3 XZ XI	xb x3 x2 x1			[opr24,xysp],	[opr24,xysp]
	xb x3 x2 x1	AD AJ AZ XI			(opru24,Dj),	[Opt24, Aysp]
	120 110 112 111	xb x3 x2 x1			(0,21421,23),	(opru24,Dk)
	xb x3 x2 x1				opr24,	( - <u>F</u>
		xb x3 x2 x1	<u>x1</u>			opr24
	xb x3 x2 x1				[opr24],	
		xb x3 x2 x1				[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



### **Instruction Fields**

QUOTIENT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVIDEND REGISTER - This field specifies the number of the data register D*j* used as dividend (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVISOR REGISTER - This field specifies the number of the data register Dk used as divisor (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 (dividend) and M2 (divisor) which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM\_SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both the dividend and the divisor, is less efficient than using the REG-REG version of the instruction.

**EOR** 

### **Exclusive OR**

**EOR** 

### **Operation**

 $(Di) \land (M) \Rightarrow Di$ 

Syntax	Variations	Addressing Modes
EOR	Di,#oprimmsz	IMM1/2/4
EOR	Di,oprmemreg	OPR/1/2/3

# **Description**

Bitwise Exclusive-OR register Di with a memory operand and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

### **Detailed Instruction Formats**

### IMM1/2/4

7	6	5	4	3	2	1	0					
0	0	0	1	1	0	1	1	1B				
0	0 1 1 1 1 SD REGISTER D <i>i</i>											
	IMMEDIATE DATA											
	(0	OPTIONAL IMM	IEDIATE DATA	DEPENDING	ON SIZE OF D	) <i>i</i> )						
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)											
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)												

```
      1B 7p i1
      EOR
      Di,#opr8i ; for Di = 8-bit D0 or D1

      1B 7p i2 i1
      EOR
      Di,#opr16i ; for Di = 16-bit D2, D3, D4, or D5

      1B 7p i4 i3 i2 i1
      EOR
      Di,#opr32i ; for Di = 32-bit D6 or D7
```



### OPR/1/2/3

7	6	5	4	3	2	1	0					
0	0	0	1	1	0	1	1	1B				
1	1 0 0 0 1 SD REGISTER Di											
	OPR POSTBYTE											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		x1				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1B 8q xb	EOR	Di,#oprsxe4i ;-1, +1, 2, 314, 15
1B 8q xb	EOR	Di,Dj
1B 8q xb	EOR	Di,(opru4,xys)
1B 8q xb	EOR	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 8q xb	EOR	Di, (Dj, xys)
1B 8q xb	EOR	Di, [Dj, xy]
1B 8q xb x1	EOR	Di,(oprs9,xysp)
1B 8q xb x1	EOR	Di,[oprs9,xysp]
1B 8q xb x1	EOR	Di,opru14
1B 8q xb x2 x1	EOR	Di,(opru18,Dj)
1B 8q xb x2 x1	EOR	Di,opru18
1B 8q xb x3 x2 x1	EOR	Di,(opr24,xysp)
1B 8q xb x3 x2 x1	EOR	Di,[opr24,xysp]
1B 8q xb x3 x2 x1	EOR	Di,(opru24,Dj)
1B 8q xb x3 x2 x1	EOR	Di,opr24
1B 8q xb x3 x2 x1	EOR	Di,[opr24]

### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **EXG**

## **Exchange Register Contents**



Syntax V	ariations	Addressing Modes
EXG	cpureg, cpureg	INH

## **Description**

Exchange contents of CPU registers.

If both registers have the same size, a direct exchange is performed.

If the first register is smaller than the second register, it is sign-extended and written to the second register. In this case the first register is not changed. When the first register is smaller than the second register, the SEX instruction mnemonic may be used instead of EXG.

If the first register is larger than the second register, the smaller register is sign-extended as it is transferred into the larger register and the larger register is truncated during the transfer into the smaller register. These are not considered useful operations, this description simply documents what would happen if these unexpected combinations occur.

The two special cases EXG CCW,CCL and EXG CCW,CCH are ambiguous so CCW is not changed (this is equivalent to a NOP instruction).

### **CCR Details**

					IPL	_							_
_	_	_	_	_	_	_	_	_	_	_	_	_	_

In some cases (such as exchanging CCL with D0) the exchange instruction can cause the contents of another register to be written into the CCR so the CCR effects shown above do not apply. Unused bits in the CCR cannot be changed by any exchange instruction. The X interrupt mask can be cleared by an instruction in supervisor state but cannot be set (changed from 0 to 1) by any exchange instruction. In user state, the X and I interrupt masks cannot be changed by any exchange instruction.

### **Detailed Instruction Formats**

### INH



E eb EXG cpureg, cpureg



Table 6-1. Exchange and Sign-Extend Postbyte (eb) Coding Map

1	2	2	D2	8	5	9	04	×	>	S	ı	당	CCL	CCW	
٥	÷	-5	ф	-4	ę,	-6		φ.	ტ	Ą	ф	ს	۵	ш	и.
ı	D3 ⇔ D2	D4 ⇔ D2	D5 ⇔ D2	sex:D0 ⇒ D2	sex:D1 ⇒ D2	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D2	sex:CCL ⇒ D2	CCW ⇔ D2	
D2 ⇔ D3	1	D4	D5 ⇔ D3	sex:D0 ⇒ D3	sex:D1 ⇒ D3	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D3	sex:CCL ⇒ D3	CCW ⇔ D3	
D2 ⇔ D4	D3 ⇔ D4	1	D5 ⇔ D4	sex:D0 ⇒ D4	sex:D1 ⇒ D4	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D4	sex:CCL ⇒ D4	CCW ⇔ D4	
D2 ⇔ D5	D3	D4	ı	sex:D0 ⇒ D5	sex:D1 ⇒ D5	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D5	sex:CCL ⇒ D5	CCW	
Big Šm8	Big Big ⇔Small ⇔Small	Big ⇔Small	Big ⇔Small	ı	D1 ⇔ D0	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CCH \$ D0	CCL	Big ⇔Small	
Big	Big Big ⇔Small ⇔Small	Big ⇔Small	Big ⇔Small	D0 ⇔ D1	ı	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CCH D ⊕	CCL	Big ⇔Small	
ם א	$ \begin{array}{ccc} \operatorname{sex:D2} & \operatorname{sex:D3} \\ \Rightarrow \operatorname{D6} & \Rightarrow \operatorname{D6} \end{array} $	3 sex:D4 3 ⇒ D6	sex:D5 ⇒ D6	sex:D0 ⇒ D6	sex:D1 ⇒ D6	ı	D7 ⇔ D6	sex:X ⇒ D6	sex:Y ⇒ D6	sex:S ⇒ D6		sex:CCH ⇒ D6	sex:CCL ⇒ D6	sex:CCW ⇒ D6	
$\Box$	sex:D2 sex:D3 $\Rightarrow$ D7 $\Rightarrow$ D7	3 sex:D4 7 ⇒ D7	sex:D5 ⇒ D7	sex:D0 ⇒ D7	sex:D1 ⇒ D7	D6 ⇔ D7	ı	sex:X ⇒ D7	sex:Y ⇒D7	sex:S ⇒ D7		sex:CCH ⇒ D7	sex:CCL ⇒ D7	sex:CCW ⇒ D7	
	sex:D2 sex:D3 ⇒ X ⇒ X	3 sex:D4 ⇒ X	sex:D5 ⇒ X	sex:D0 ⇒ X	sex:D1 ⇒ X	Big ⇔Small	Big ⇔Small	ı	<b>≻</b> *	o <sup>↑</sup>		sex:CCH	sex:CCL ⇒ X	sex:CCW ⇒ X	
	sex:D2 sex:D3 ⇒ Y ⇒ Y	3 sex:D4 ⇒ Y	sex:D5 ⇒ Y	sex:D0 ⇒ Y	sex:D1 ⇒ Y	Big ⇔Small	Big ⇔Small	× *	ı	o		sex:CCH	sex:CCL ⇒ Y	sex:CCW ⇒ Y	
	$\begin{array}{ccc} \text{sex:D2} & \text{sex:D3} \\ \Rightarrow & \Rightarrow & \Rightarrow & \\ \end{array}$	3 sex:D4 ⇒ S	sex:D5 ⇒ S	sex:D0 ⇒ S	sex:D1 ⇒ S	Big ⇔Small	Big ⇔Small	× †	<b>≻</b> \$	ı		sex:CCH ⇒ S	sex:CCL ⇒ S	sex:CCW ⇒ S	
	Big Big ⇔Small ⇔Small	Big ⇔Small	Big ⇔Small	DO ⇔ CCH	D1 ⇔ CCH	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		I	HOO ⇔	NOP	
	Big Big ⇔Small ⇔Small	Big ⇔Small	Big ⇔Small	TOO ⇔	D1 ⇔ CCL	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CGH CGH CGH	1	NOP	
22	$\begin{array}{c c} D2 & D3 \\ \Leftrightarrow CCW & \Leftrightarrow CCW \end{array}$	D4 W ⇔ CCW	D5 ⇔ CCW	sex:D0 ⇒ CCW	sex:D1 ⇒ CCW	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ CCW	sex:CCL ⇒ CCW	ı	
															I

Linear S12 Core Reference Manual, Rev. 1.01

INC

### Increment

INC

### **Operation**

$$(\mathrm{D}i)+1\Rightarrow\mathrm{D}i$$

$$(M) + 1 \Rightarrow M$$

Syntax V	ariations	Addressing Modes
INC	Di	INH
INC.bwl	oprmemreg	OPR/1/2/3

## **Description**

Increment a register Di or memory operand M. The memory operand oprmemreg can be a data register, a memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The size of the memory operand M is determined by the suffix (b=8 bit byte, w=16 bit word, or l=32 bit long-word). If the OPR memory addressing mode is used to specify a data register Dj, the register determines the size for the operation and the .bwl suffix is ignored. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.

### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	_


N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if there was a two's complement overflow as a result of the operation. Cleared otherwise.

# **Detailed Instruction Formats**

### **INH**





### OPR/1/2/3

7		6	5	4	3	2	1	0			
1		0	0	1	1	1	SIZE (.B,	.W, -, .L)	9p		
	•			OPR PO	STBYTE			>	xb		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
		(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MO	DDE)				
		(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)				

9p xb 9p xb 9p xb 9p xb 9p xb 9p xb 9p xb 9p xb x1 9p xb x1	INC.bwl INC.bwl INC.bwl INC.bwl INC.bwl	<pre>#oprsxe4i ;not appropriate for destination Dj ;INH version is more efficient (opru4,xys) {(+-xy)   (xy+-)   (-s)   (s+) } (Dj,xys) [Dj,xy] (oprs9,xysp) [oprs9,xysp] opru14</pre>
9p xb x2 x1	INC.bwl	opru18
9p xb x3 x2 x1	INC.bwl	(opr24,xysp)
9p xb x3 x2 x1	INC.bwl	[opr24,xysp]
9p xb x3 x2 x1	INC.bwl	(opru24,Dj)
9p xb x3 x2 x1	INC.bwl	opr24
9p xb x3 x2 x1	INC.bwl	[opr24]

### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



**JMP** 

# **Jump**

**JMP** 

# Operation

Effective Address  $\Rightarrow$  PC

Syntax	x Variations	Addressing Modes
JMP	opr24a	EXT3
JMP	oprmemreg	OPR/1/2/3

# **Description**

Unconditional jump to extended address.

A JMP instruction causes the instruction queue to be refilled before execution resumes at the new address.

### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	_	_	_	_

### **Detailed Instruction Formats**

### EXT3

	7	6	5	4	3	2	1	0	
Γ	1	0	1	1	1	0	1	0	BA
		•	•	ADDRES	S[23:16]		•		a3
				ADDRES	SS[15:8]				a2
Γ				ADDRE	SS[7:0]				a1

BA a3 a2 a1 JMP opr24a

### OPR/1/2/3

	7	6	5	4	3	2	1	0	
Γ	1	0	1	0	1	0	1	0	AA
Γ				OPR PO	STBYTE				xb
		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		

AA xb	JMP	<pre>#oprsxe4i ;not appropriate for destination</pre>
AA xb	JMP	Di ;not appropriate for a jump destination
AA xb	JMP	(opru4,xys)
AA xb	JMP	$\{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
AA xb	JMP	(Di, xys)
AA xb	JMP	[Di, xy]
AA xb x1	JMP	(oprs9,xysp)
AA xb x1	JMP	[oprs9,xysp]
AA xb x1	JMP	opru14

Linear S12 Core Reference Manual, Rev. 1.01



AA xb x2 x1	JMP	(opru18,Di)
AA xb x2 x1	JMP	opru18 ;EXT version is just as efficient
AA xb x3 x2 x1	JMP	(opr24,xysp)
AA xb x3 x2 x1	JMP	[opr24,xysp]
AA xb x3 x2 x1	JMP	(opru24,Di)
AA xb x3 x2 x1	JMP	opr24 ;EXT version is more efficient
AA xb x3 x2 x1	JMP	[opr24]

### **Instruction Fields**

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Short immediate is not appropriate as a jump destination. Di cannot be used as the destination of a jump instruction. There is no advantage to using the 18-bit or 24-bit variations of OPR addressing compared to using the 24-bit EXT version of the jump instruction.

**JSR** 

### **Jump to Subroutine**

**JSR** 

### Operation

```
(SP) - 3 \Rightarrow SP

RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)}

Effective Address \Rightarrow PC
```

Synta	x Variations	Addressing Modes
JSR	opr24a	EXT3
JSR	oprmemreg	OPR/1/2/3

### **Description**

Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the JSR as a return address.

Decrements the SP by three, to allow the three bytes of the return address to be stacked.

Stacks the return address (the SP points to the most-significant byte of the return address).

Jumps to the effective address.

Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С	
_	_	_	_	_	_	_	_	_	_	_	_	_	_	

### **Detailed Instruction Formats**

### EXT3

7	6	5	4	3	2	1	0		
1	0	1	1	1	0	1	1	BB	
	ADDRESS[23:16]								
	ADDRESS[15:8]								
ADDRESS[7:0]								a1	

BB a3 a2 a1 JSR opr24a

### OPR/1/2/3

	7	6	5	4	3	2	1	0		
Γ	1	0	1	0	1	0	1	1	AB	
Ī	OPR POSTBYTE									
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

### Linear S12 Core Reference Manual, Rev. 1.01



AB xb	JSR	(opru4,xys)
AB xb	JSR	$\{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
AB xb	JSR	(Di, xys)
AB xb	JSR	[Di, xy]
AB xb x1	JSR	(oprs9,xysp)
AB xb x1	JSR	[oprs9,xysp]
AB xb x1	JSR	opru14
AB xb x2 x1	JSR	(opru18,Di)
AB xb x2 x1	JSR	opru18 ;EXT version is just as efficient
AB xb x3 x2 x1	JSR	(opr24,xysp)
AB xb x3 x2 x1	JSR	[opr24,xysp]
AB xb x3 x2 x1	JSR	(opru24,Di)
AB xb x3 x2 x1	JSR	opr24 ;EXT version is more efficient
AB xb x3 x2 x1	JSR	[opr24]

### **Instruction Fields**

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Short immediate is not appropriate as a JSR destination. Di cannot be used as the destination of a JSR instruction. There is no advantage to using the 18-bit or 24-bit variations of OPR addressing compared to using the 24-bit EXT version of the JSR instruction.

LD

Load

(Di, X, Y, or SP)

LD

### **Operation**

 $(M) \Rightarrow Di$ 

 $(M) \Rightarrow X$ 

 $(M) \Rightarrow Y$ 

 $(M) \Rightarrow SP$ 

Synta	x Variations	Addressing Modes
LD	Di,#oprimmsz	IMM1/2/4 (same size as Di)
LD	Di,opr24a	EXT3 (24-bit address)
LD	Di,oprmemreg	OPR/1/2/3
LD	xy,#opr18i	IMM2 (efficient 18-bit)
LD	xy,#opr24i	IMM3 (same size as X or Y)
LD	xy,opr24a	EXT3 (24-bit address)
LD	xy,oprmemreg	OPR/1/2/3
LD	S,# <i>opr24i</i>	IMM3 (same size as SP)
LD	S,oprmemreg	OPR/1/2/3

### **Description**

Load a register Di, X, Y, or SP with the contents of a memory location. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di, X, Y, or SP at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. There is also an efficient 24-bit extended addressing mode version of the instructions for Di, X and Y. For immediate addressing mode, the memory operand is usually the same size as the register that is being loaded, however, in addition to the 24-bit immediate versions of LD X and LD Y, there are also more efficient 18-bit immediate versions for X and Y which compliment the 18-bit OPR extended addressing mode to work efficiently with variables in the first 256 kilobyte of memory.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_

N: Set if the MSB of the result is set. Cleared otherwise.


Z: Set if the result is zero. Cleared otherwise.

V: Cleared.



### **Detailed Instruction Formats**

### IMM1/2/4 (Di)



 9p i1
 LD
 Di, #opr8i ; for Di = 8-bit D0 or D1

 9p i2 i1
 LD
 Di, #opr16i ; for Di = 16-bit D2, D3, D4, or D5

 9p i4 i3 i2 i1
 LD
 Di, #opr32i ; for Di = 32-bit D6 or D7

### EXT3 (Di)

7	6	5	4	3	2	1	0		
1	0	1	1	0		REGISTER		Bn	
	ADDRESS[23:16]								
	ADDRESS[15:8]								
	ADDRESS[7:0]							a1	

Bn a3 a2 a1 LD Di,opr24a

### OPR/1/2/3 (Di)

7	6	5	4	3	2	1	0		
1	0	1	0	0		REGISTER		An	
OPR POSTBYTE									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

An xb	LD	Di,#oprsxe4i ;-1, +1, 2, 314, 15
An xb	LD	Di,Dj
An xb	LD	Di,(opru4,xys)
An xb	LD	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
An xb	LD	Di,(Dj,xys)
An xb	LD	Di,[Dj,xy]
An xb x1	LD	Di,(oprs9,xysp)
An xb x1	LD	Di,[oprs9,xysp]
An xb x1	LD	Di,opru14
An xb x2 x1	LD	Di,(opru18,Dj)
An xb x2 x1	LD	Di,opru18
An xb x3 x2 x1	LD	Di,(opr24,xysp)
An xb x3 x2 x1	LD	Di,[opr24,xysp]
An xb x3 x2 x1	LD	Di,(opru24,Dj)
An xb x3 x2 x1	LD	Di,opr24
An xb x3 x2 x1	LD	Di,[opr24]

### IMM2, IMM3 (X or Y)

7	6	5	4	3	2	1	0			
1	1	IMMEDIATE	DATA[17:16]	1	0	1	Y/X	ор		
	IMMEDIATE DATA[15:8]									
IMMEDIATE DATA[7:0]										

op i2 i1 LD xy, #opr18i; uses 4 opcodes ea. for X & Y

Linear S12 Core Reference Manual, Rev. 1.01



1B 03 i3 i2 i1

7	6	5	4	3	2	1	0
1	0	0	1	1	0	0	Y/X
•			IMMEDIATE D			•	
			IMMEDIATE I				
			IMMEDIATE	DATA[7:0]			
p i3 i2 i1		LI	) xy	,#opr24i			
XT3 (X or Y)							
7	6	5	4	3	2	1	0
1	0	1	1	1	0	0	Y/X
			ADDRESS				
			ADDRES				
			ADDRES	SS[7:0]			
3p a3 a2 a1		LI	) xy	opr24a			
PR/1/2/3 (X or \	<b>(</b> )						
7	6	5	4	3	2	1	0
1	0	1	0	1	0	0	Y/X
•			OPR POS				
			SS-BYTE DEP				
	•		SS-BYTE DEP			,	
	(OP	HONAL ADDRI	ESS-BYTE DEP	ENDING ON A	DDRESS-MC	DDE)	
ap xb		LI	) xy	,#oprsxe4i	;-1, +1, 2	, 314, 1	5
ap xb		LI	) xy	,Dj			
ıp xb		LI	xy	,(opru4,xys	)		
ap xb		LI	xy	$(x, ((+-xy) \mid (x)))$	y+-)   (-s)	(s+)}	
ıp xb		LI	xy	(Dj,xys)			
ap xb		LI	$\sim xy$	, [Dj, xy]			
	LD $xy$ , $[Dj, xy]$						
p xb x1		LI	xy	,(oprs9,xys	p)		
ap xb x1 ap xb x1			) xy	r,(oprs9,xys r,[oprs9,xys			
ap xb x1 ap xb x1 ap xb x1		LI	xy xy	r,(oprs9,xys r,[oprs9,xys r,opru14	p]		
ap xb x1 ap xb x1 ap xb x1 ap xb x2 x1		LI LI	) xy ) xy ) xy	,(oprs9,xys ,[oprs9,xys ,opru14 ,(opru18,Dj	p]		
up xb x1 up xb x1 up xb x1 up xb x2 x1 up xb x2 x1		LI LI LI	xy       xy       xy       xy       xy       xy	, (oprs9,xys , [oprs9,xys ,opru14 , (opru18,Dj ,opru18	p]		
xp xb x1 xp xb x1 xp xb x1 xp xb x2 x1 xp xb x2 x1 xp xb x2 x1 xp xb x3 x2 x1		ri ri ri	) xy ) xy ) xy ) xy ) xy	, (oprs9,xys, , [oprs9,xys, , opru14 , (opru18,Dj , opru18 , (opr24,xys,	p)		
up xb x1 up xb x1 up xb x1 up xb x2 x1 up xb x2 x1		רז רו רו רו	xy	, (oprs9, xys, , [oprs9, xys, , opru14 , (opru18, D) , opru18 , (opru24, xys, , [opr24, xys, , [opr24, xys,	p) p) p]		
xp     xb     x1       xp     xb     x1       xp     xb     x1       xp     xb     x2     x1       xp     xb     x2     x1       xp     xb     x3     x2     x1		ריו ריו ריו ריו ריו	xy       xy <td>, (oprs9, xys; , [oprs9, xys; , opru14 , (opru18, Dj , opru18 , (opr24, xys; , [opr24, xys; , (opru24, Dj</td> <td>p) p) p]</td> <td></td> <td></td>	, (oprs9, xys; , [oprs9, xys; , opru14 , (opru18, Dj , opru18 , (opr24, xys; , [opr24, xys; , (opru24, Dj	p) p) p]		
xp       xb       x1         xp       xb       x1         xp       xb       x1         xp       xb       x2       x1         xp       xb       x2       x1         xp       xb       x3       x2       x1		ריו ריו ריו ריו ריו	xy	, (oprs9, xys; , [oprs9, xys; , opru14 , (opru18, Dj , opru18 , (opr24, xys; , [opr24, xys; , (opru24, Dj , opr24	p) p) p]		
xp     xb     x1       xp     xb     x1       xp     xb     x1       xp     xb     x2     x1       xp     xb     x2     x1       xp     xb     x3     x2     x1		ריו ריו ריו ריו ריו	20       xy         21       xy         22       xy         23       xy         24       xy         25       xy         26       xy         27       xy         28       xy         29       xy         20       xy         20       xy         21       xy         22       xy	, (oprs9, xys; , [oprs9, xys; , opru14 , (opru18, Dj , opru18 , (opr24, xys; , [opr24, xys; , (opru24, Dj	p) p) p]		
xp       xb       x1         xp       xb       x1         xp       xb       x1         xp       xb       x2       x1         xp       xb       x2       x1         xp       xb       x3       x2       x1		ריו ריו ריו ריו ריו	20       xy         21       xy         22       xy         23       xy         24       xy         25       xy         26       xy         27       xy         28       xy         29       xy         20       xy         20       xy         21       xy         22       xy	, (oprs9, xys; , [oprs9, xys; , opru14 , (opru18, Dj , opru18 , (opr24, xys; , [opr24, xys; , (opru24, Dj , opr24	p) p) p]		
ap xb x1 ap xb x1 ap xb x1 ap xb x2 ap xb x2 ap xb x2 x1 ap xb x3 x2 x1	6	Li Li Li Li Li Li Li	20	(oprs9, xys, copru14, copru18, Dj., copru18, copru18, copru18, copru18, copru24, xys, copru24, Dj., copru24, Dj., copru24, copru2	p) p) p) p) )	1	0
ap xb x1 ap xb x1 ap xb x1 ap xb x2 ap xb x2 x1 ap xb x2 x1 ap xb x3 x2 x1	0	Li Li Li Li Li Li Li O	2	(oprs9, xys) (prs9, xys) (prs9, xys) (pru14 (pru18, Dj (pru18 (pru24, xys) (pru24, xys) (pru24, Dj (pru24 (pru24) (pru24)	[p] ) p) p) p) 2 0	1	1
ap xb x1 ap xb x1 ap xb x1 ap xb x2 ap xb x2 ap xb x2 x1 ap xb x3 x2 x1		Li Li Li Li Li Li Li	2	(, (oprs9, xys), (oprs9, xys), (opru14), (opru18, Dj., (opru18, C, (opr24, xys), (opr24, xys), (opru24, Dj., (opr24), (o	p) p) p) p) )		
ap xb x1 ap xb x1 ap xb x1 ap xb x2 ap xb x2 x1 ap xb x2 x1 ap xb x3 x2 x1	0	Li Li Li Li Li Li Li O	2	(, (oprs9, xys), (oprs9, xys), (opru14), (opru18, Dj., (opru18), (opru18, c), (opru24, xys), (opru24, Dj., (opru24), Dj., (opru24), Dj., (opru24), Dj., (opru24), Dj., (opru24),	[p] ) p) p) p) 2 0	1	1

Linear S12 Core Reference Manual, Rev. 1.01

S,#*opr24i* 

LD



### OPR/1/2/3 (SP)

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	0	0	0	0	0	0	0	00	
OPR POSTBYTE									
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1B 00	xb	LD	S,#oprsxe4i ;-1, +1, 2, 314, 15
1B 00	xb	LD	S,Dj
1B 00	xb	LD	S,(opru4,xys)
1B 00	xb	LD	$S, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 00	xb	LD	S,(Dj,xys)
1B 00	xb	LD	S,[ <i>Dj</i> , <i>xy</i> ]
1B 00	xb x1	LD	S,(oprs9,xysp)
1B 00	xb x1	LD	S,[oprs9,xysp]
1B 00	xb x1	LD	S,opru14
1B 00	xb x2 x1	LD	S,(opru18,Dj)
1B 00	xb x2 x1	LD	S,opru18
1B 00	xb x3 x2 x1	LD	S, (opr24, xysp)
1B 00	xb x3 x2 x1	LD	S, [opr24, xysp]
1B 00	xb x3 x2 x1	LD	S,(opru24,Dj)
1B 00	xb x3 x2 x1	LD	S, opr24
1B 00	xb x3 x2 x1	LD	S, [opr24]

### **Instruction Fields**

REGISTER - This field specifies the number of the data register Di which is used as the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

Y/X - This field selects either the X index register or the Y index register.

ADDRESS - This field is used for address bits used for extended addressing mode.

IMMEDIATE DATA[17:16] - This field holds address bits 17 and 16 of an 18-bit address.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes, 3 bytes, or 4 bytes wide, depending on the size of the register Di, X, Y, or SP.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.

# LEA

### **Load Effective Address**

**LEA** 

# Operation

00:Effective Address ⇒ D6 or D7 ;zero-extended 24-bit effective address into a 32-bit register

Effective Address  $\Rightarrow$  SP

Effective Address  $\Rightarrow$  X

Effective Address  $\Rightarrow$  Y

 $(SP) + (IMM8) \Rightarrow SP$ ; signed 8-bit immediate offset

 $(X) + (IMM8) \Rightarrow X$ ; signed 8-bit immediate offset

 $(Y) + (IMM8) \Rightarrow Y$ ; signed 8-bit immediate offset

Synta	x Variations	Addressing Modes
LEA	D67,oprmemreg	OPR/1/2/3
LEA	S,oprmemreg	OPR/1/2/3
LEA	xy,oprmemreg	OPR/1/2/3
LEA	S,(opr8i,S)	IMM1 (8-bit signed offset)
LEA	xy,(opr8i,xy)	IMM1 (8-bit signed offset)

### **Description**

Load Di, X, Y, or SP with an effective address or add a signed 8-bit immediate value to X, Y, or SP. This description needs quite a bit of work to explain the odd cases such as short-imm, Di, pre/post inc/dec, and indirect variations of OPR addressing.

### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	_	_	_	_



# **Detailed Instruction Formats**

# OPR/1/2/3 (D6 or D7)

7	6	5	4	3	2	1	0		
0	0	0	0	0	1	1	D7/D6	0р	
OPR POSTBYTE									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

0p xb	LEA	D67,#oprsxe4i ;not appropriate for LEA
0p xb	LEA	D67, Dj; not appropriate for LEA
0p xb	LEA	D67, (opru4, xys)
-		
0p xb	LEA	D67, $\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
0p xb	LEA	D67, ( <i>Dj</i> , <i>xys</i> )
0p xb	LEA	D67, [Dj, xy]
0p xb x1	LEA	D67,(oprs9,xysp)
0p xb x1	LEA	D67,[oprs9,xysp]
0p xb x1	LEA	D67, opru14
0p xb x2 x1	LEA	D67,(opru18,Dj)
0p xb x2 x1	LEA	D67, opru18
0p xb x3 x2 x1	LEA	D67,(opr24,xysp)
0p xb x3 x2 x1	LEA	D67,[opr24,xysp]
0p xb x3 x2 x1	LEA	D67,(opru24,Dj)
0p xb x3 x2 x1	LEA	D67, opr24
0p xb x3 x2 x1	LEA	D67, [opr24]

# OPR/1/2/3 (SP)

7	6	5	4	3	2	1	0			
0	0	0	0	1	0	1	0	0A		
	OPR POSTBYTE									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

0A xb	LEA	S,# <i>oprsxe4i</i> ;not appropriate for LEA
0A xb	LEA	S,Dj ; not appropriate for LEA
0A xb	LEA	S,(opru4,xys)
0A xb	LEA	$S, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
0A xb	LEA	S,( <i>Dj,xys</i> )
0A xb	LEA	S,[ <i>Dj</i> , <i>xy</i> ]
0A xb x1	LEA	S,(oprs9,xysp)
0A xb x1	LEA	S,[oprs9,xysp]
0A xb x1	LEA	S,opru14
0A xb x2 x1	LEA	S,(opru18,Dj)
0A xb x2 x1	LEA	S,opru18
0A xb x3 x2 x1	LEA	S,(opr24,xysp)
0A xb x3 x2 x1	LEA	S,[opr24,xysp]
0A xb x3 x2 x1	LEA	S,(opru24,Dj)
0A xb x3 x2 x1	LEA	S, <i>opr24</i>
0A xb x3 x2 x1	LEA	S,[opr24]

### OPR/1/2/3 (X or Y)

7	6	5	4	3	2	1	0		
0	0	0	0	1	0	0	Y/X	0p	
				OSTBYTE				xb	
	•			EPENDING ON		•			
	•			EPENDING ON		,			
	(OP	FIONAL ADDF	RESS-BYTE D	EPENDING ON	ADDRESS-MO	ODE)			
0p xb		I	LEA	xy,#oprsxe4i	;not appro	opriate for	LEA		
0p xb		I	LEA	xy,Dj; not a	ppropriate	for LEA			
0p xb		I	LEA	xy,(opru4,xy	s)				
0p xb		I	LEA	$xy$ , { $(+-xy)   ($	xy+-)   (-s)	(s+)}			
0p xb		I	LEA	xy,(Dj,xys)					
0p xb		I	LEA	xy, $[Dj, xy]$					
0p xb x1		I	LEA	xy,(oprs9,xy	sp)				
0p xb x1		I	LEA	xy,[oprs9,xy	sp]				
0p xb x1		I	LEA	xy,opru14					
0p xb x2 x1		LEA $xy$ , $(opru18, Dj)$							
0p xb x2 x1		I	LEA	xy,opru18					
0p xb x3 x2 x1		I	LEA	xy,(opr24,xy	sp)				
0p xb x3 x2 x1		I	LEA	xy,[opr24,xy	sp]				
0p xb x3 x2 x1		I	LEA	xy,(opru24,D	j)				
0p xb x3 x2 x1		I	LEA	xy,opr24					
0p xb x3 x2 x1		Ι	LEA	xy,[opr24]					
IMM1 (SP)									
7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	0	1A	
			IMMED	IATE DATA		•		i1	
1A i1		Ι	EA	S,(opr8i,S)	;adjust by	8-bit signe	d offset		
IMM1 (X or Y)									
7	6	5	4	3	2	1	0		
0	0	0	1	1	0	0	Y/X	1p	
			IMMED	IATE DATA	l	L	1	ii ii	
1p i1		I	JEA	xy,(opr8i,xy	) ;adjust k	by 8-bit sig	ned offset	<del></del>	

### **Instruction Fields**

D7/D6 - This field selects either D6 (0) or D7 (1) as the destination register.

Y/X - This field selects either the X index register or the Y index register.

IMMEDIATE DATA - This field contains the signed 8-bit immediate operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Unlike other indexed addressing, LEA uses the address produced by the addressing mode rather than the operand that is located at this address. Short immediate and register Di variations of OPR addressing are not appropriate for LEA because these values do not have an associated effective address.




LSL

### Logical Shift Left

LSL

# **Operation**



### **Syntax Variations**

### **Addressing Modes**

LSL	Dd, Ds, Dn	REG-REG
LSL	Dd, Ds, #opr5i	REG-IMM
LSL.bwp1	Dd,oprmemreg,#opr5i	OPR/1/2/3-IMM
LSL.bwp1	Dd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3
LSL.bwp1	oprmemreg,#opr1i	OPR/1/2/3-IMM

### **Description**

Logically shift an operand n bit-positions to the left. The result is saved in a CPU register, or in the case of a 2-operand memory shift the result is saved in the same memory location used for the source. The operand to be shifted may be one of the eight data registers or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The number of bit positions to shift the operand is supplied in a 1-bit or 5-bit immediate operand or in the low order 5 bits of a register or byte-sized memory operand. When the number of bit positions to shift is provided in a 5-bit immediate value, the least significant bit is encoded in the sb postbyte and the higher four bits are encoded as a short-immediate value in the xb postbyte. If the destination register is wider than the source operand, the source operand is zero-extended to the width of the destination register before shifting. If the destination register is narrower than the source operand, the operand is shifted and then truncated to the width of the destination register. Zero is shifted into the LSB and the MSB is shifted out through the carry bit (C).

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С	
_	-	_	_	_	_	-	-	-	ı	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Set if a one would be shifted out of the MSB during a bit-by-bit shift. Set if truncation changes the sign or magnitude of the result. Cleared otherwise.
- C: Set if the last bit shifted out of the MSB of the operand was set before the shift, cleared otherwise. If the shift count is 0, C is not changed.



# **Detailed Instruction Formats REG-REG**

	7	6	5	4	3	2	1	0	
	0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
Ī	A/L=0	L/R=1	1	0	N[0]	SOU	RCE REGISTE	R Ds	sb
Ī	1	0	1	1	1	PARAM	METER REGIS	TER Dn	xb

1n sb xb LSL Dd, Ds, Dn

### REG-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	ATION REGIS	TER Dd	1n
A/L=0	L/R=1	0	0	N[0]	SOU	RCE REGISTE	R Ds	sb

1n sb LSL Dd, Ds, #opr1i

### **REG-IMM** (normal shift by 0 to 31 positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	NATION REGIS	STER Dd	1n
A/L=0	L/R=1	0	1	N[0]	SOU	RCE REGISTE	R Ds	sb
0	1	1	1		N[4	4:1]		xb

1n sb xb LSL Dd,Ds,#opr5i; N[0] in sb, N[4:1] in xb

### OPR/1/2/3-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0					
0	0	0	1	0	DESTIN	IATION REGIST	ΓER Dd	1n				
A/L=0												
	OPR POSTBYTE (specifes source operand to be shifted) xb											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		1				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1n sb		LSL.bwpl	#oprsxe4i, #opr1i
1n sb		LSL.bwpl	Ds, #opr1i ; see more efficient REG-IMM version
1n sb	xb	LSL.bwpl	(opru4,xys),#opr1i
1n sb	xb	LSL.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr1i$
1n sb	xb	LSL.bwpl	(Di,xys),#oprli
1n sb	xb	LSL.bwpl	[Di,xy],#opr1i
1n sb	xb x1	LSL.bwpl	(oprs9,xysp),#opr1i
1n sb	xb x1	LSL.bwpl	[oprs9,xysp],#opr1i
1n sb	xb x1	LSL.bwpl	opru14,#opr1i
1n sb	xb x2 x1	LSL.bwpl	(opru18,Di),#opr1i
1n sb	xb x2 x1	LSL.bwpl	opru18,#opr1i
1n sb	xb x3 x2 x1	LSL.bwpl	(opr24,xysp),#opr1i
1n sb	xb x3 x2 x1	LSL.bwpl	[opr24,xysp],#opr1i
1n sb	xb x3 x2 x1	LSL.bwpl	(opru24,Di),#opr1i
1n sb	xb x3 x2 x1	LSL.bwpl	opr24,#opr1i
1n sb	xb x3 x2 x1	LSL.bwpl	[opr24],#opr1i

204 Freescale Semiconductor

Linear S12 Core Reference Manual, Rev. 1.01



### OPR/1/2/3-IMM (normal shift by 0 to 31 positions)

1n sb xb x3 x2 x1 xb

1n sb xb x3 x2 x1 xb

1n sb xb x3 x2 x1 xb

7	6		5	4	•	•	4	•	
0			,	4	3	2	1	0	
	0	(	)	1	0	DESTIN	NATION REGIS	STER Dd	1n
A/L=0	L/R=1	,	1	1	N[0]	0	SIZE (.B,	.W, .P, .L)	sb
		OPR F	OSTB	YTE (specifes	source operand	to be shifted)			xb
		OPTIONAL	. ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		
							,		
		OPTIONAL	. ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		
0	1		1	1		N[4	4:1]		xb
xb xb			L	SL.bwpl ‡	oprsxe4i,#o	pr5i			
xb xb			L	SL.bwpl 1	Di,#opr5i ;se	ee more eff	icient REG-	IMM version	
dx dx			L	SL <i>.bwpl</i>	opru4,xys),	#opr5i			
xb xb			L	SL <i>.bwpl</i> {	$(+-xy) \mid (xy+$	-)   ( <i>-s</i> )   ( <i>s</i> +	)},# <i>opr5i</i>		
o xb xb			L	SL <i>.bwpl</i>	Di,xys),#op	r5i			
dx dx			L	SL <i>.bwpl</i>	[Di,xy],#opr	5i			
xb x1	xb		L	SL <i>.bwpl</i>	oprs9,xysp)	,# <i>opr5i</i>			
xb x1	xb		L	SL <i>.bwpl</i>	oprs9,xysp]	,# <i>opr5i</i>			
xb x1	xb		L	SL <i>.bwpl</i> (	pru14,#opr5	i			
xb x2	x1 xb		L	SL <i>.bwpl</i>	opru18,Di),	#opr5i			
xb x2	x1 xb		L	SL.bwpl o	pru18,#opr5	i			
xb x3	x2 x1 xb		L	SL <i>.bwpl</i>	opr24,xysp)	,#opr5i			
xb x3	x2 x1 xb		L	SL <i>.bwpl</i>	opr24,xysp]	,#opr5i			
k k k k k k k	0 b xb xb c xb xb b xb xb c xb xc c xc c	( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	OPR F (OPTIONAL (OPTIONAL (OPTIONAL O 1  b xb xb x1 xb b xb x1 xb b xb x2 x1 xb b xb x2 x1 xb b xb x3 x2 x1 xb	A/L=0   L/R=1   1   OPR POSTBY   (OPTIONAL ADDR   (OPTI	A/L=0	A/L=0 L/R=1 1 1 N[0]  OPR POSTBYTE (specifes source operand (OPTIONAL ADDRESS-BYTE DEPENDING ON (OPTIONAL ADDRESS-BYTE DEPENDING ON (OPTIONAL ADDRESS-BYTE DEPENDING ON OPTIONAL ADDRESS-BYTE D	A/L=0	A/L=0	A/L=0 L/R=1 1 1 N[0] 0 SIZE (.B., .W., .P., .L.)  OPR POSTBYTE (specifes source operand to be shifted)  (OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)  0 1 1 1 1 N[4:1]  b xb xb  LSL.bwpl #oprsxe4i, #opr5i  xb xb b LSL.bwpl (opru4, xys), #opr5i  b xb xb  LSL.bwpl (opru4, xys), #opr5i  b xb xb  LSL.bwpl (Di, xys), #opr5i  b xb xb  LSL.bwpl (Di, xys), #opr5i  b xb xb  LSL.bwpl (oprs9, xysp), #opr5i  b xb x1 xb  LSL.bwpl (oprs9, xysp), #opr5i  b xb x2 x1 xb  LSL.bwpl (opru14, #opr5i  b xb x2 x1 xb  LSL.bwpl (opru18, Di), #opr5i  b xb x2 x1 xb  LSL.bwpl (opru18, #opr5i  b xb x3 x2 x1 xb  LSL.bwpl (opr24, xysp), #opr5i

(opru24,Di),#opr5i

opr24,#opr5i

[opr24],#opr5i

LSL.bwpl

LSL.bwpl

 $\mathtt{LSL}.b$ wpl

### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0	0	1	0	DESTIN	IATION REGIS	STER Dd	] 1n			
A/L=0	L/R=1	1	1	N[0]	0	SIZE (.B,	.W, .P, .L)	sb			
				or source opera				xb			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1			
	OPR	POSTBYTE (fo	or number of sh	ifts - byte sized	I memory opera	ands)		xb			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

Opcode postbyte	Source operand object code	Parameter # of shifts object code	Instruction Mnemonic		Source Format for Source Operand (select 1 option in this col)	Source Format for Parameter (# of shifts) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Ds,	
		xb				Dn
	xb	_			(opru4,xys),	
		xb				(opru4,xys)
	xb	1			(+-xy) (xy+-) (-s) (s+),	(,) [(, ) [( -) [( -) ]
	xb	xb			(Pri	(+-xy)   (xy+-)   (-s)   (s+)
	XD				(Dj,xys),	(Dis 1919)
	xb	xb			[Dj, xy],	(Dk, xys)
	XD	xb				[ Dk , xy]
	xb x1	AD.			(oprs9, xysp),	
	AD AI	xb x1			(Opiss, Aysp),	(oprs9,xysp)
	xb x1	112 112			[oprs9,xysp],	(02105/11/02)
		xb x1				[oprs9,xysp]
ln sb	xb x1		LSL.bwpl	Dd,	opru14,	
		xb x1			_	opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
	1 2 0 1	xb x3 x2 x1			0.4	(opru24,Dk)
	xb x3 x2 x1				opr24,	24
	xb x3 x2 x1	xb x3 x2 x1			[opr24],	opr24
	YN X2 XZ XI	xb x3 x2 x1			[0[0]124],	[opr24]
						[[0][2][4]

The .bwpl suffix on the instruction mnemonic refers to the size (byte, word, pointer, or long) of the source operand. The parameter operand is always the low five bits in a byte sized memory operand.



# OPR/1/2/3-IMM (2-operand memory shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0				
0	0	0	1	0	х	х	х	1n			
A/L=0	A/L=0 L/R=1 1 1 N[0] 1 SIZE (.B, .W, .P, .L) sb										
	OPR POSTBYTE (specifes source operand to be shifted) xb										
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1n sb xb	LSL.bwpl	#oprsxe4i,#opr1i
1n sb xb	LSL.bwpl	Ds, #oprli ; see more efficient REG-IMM version
1n sb xb	LSL.bwpl	(opru4,xys),#opr1i
1n sb xb	LSL.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr1i$
1n sb xb	LSL.bwpl	(Di,xys),#opr1i
1n sb xb	LSL.bwpl	[Di,xy],#opr1i
1n sb xb x1	LSL.bwpl	(oprs9,xysp),#opr1i
1n sb xb x1	LSL.bwpl	[oprs9,xysp],#opr1i
1n sb xb x1	LSL.bwpl	opru14,#opr1i
1n sb xb x2 x1	LSL.bwpl	(opru18,Di),#opr1i
1n sb xb x2 x1	LSL.bwpl	opru18,#opr1i
1n sb xb x3 x2 x1	LSL.bwpl	(opr24,xysp),#opr1i
1n sb xb x3 x2 x1	LSL.bwpl	[opr24,xysp],#opr1i
1n sb xb x3 x2 x1	LSL.bwpl	(opru24,Di),#opr1i
1n sb xb x3 x2 x1	LSL.bwpl	opr24,#opr1i
1n sb xb x3 x2 x1	LSL.bwpl	[opr24],#opr1i



### **Instruction Fields**

A/L - This bit selects arithmetic (1) or logical (0) shifts.

L/R - This bit selects the shift direction, left (1) or right (0).

DESTINATION REGISTER Dd - This field specifies data register Dd (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) where the result of the shift is stored.

SOURCE REGISTER Ds - This field specifies data register Ds (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is the source operand to be shifted.

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the number of positions (0-31) to shift the operand. Only the low-order 5 bits of the parameter register are used.

N[0] - This field contains the least significant bit of the 5-bit immediate operand n=0-31, or in the case of the efficient shifts, this bit selects shifting by 1 (N[0]=0) or shifting by 2 (N[0]=1).

N[4:1] - This field contains the upper four bits of the 5-bit immediate operand n=0-31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. In the case of the parameter operand, short immediate mode is used to specify the upper four bits of the 5-bit immediate value that specifies the number of bit positions to shift the source operand.




**LSR** 

### **Logical Shift Right**

**LSR** 

## Operation



### **Syntax Variations**

### **Addressing Modes**

LSR	Dd, Ds, Dn	REG-REG
LSR	Dd, Ds, #opr5i	REG-IMM
LSR.bwp1	Dd,oprmemreg,#opr5i	OPR/1/2/3-IMM
LSR.bwp1	Dd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3
LSR.bwp1	oprmemreg,#opr1i	OPR/1/2/3-IMM

### **Description**

Logically shift an operand n bit-positions to the right. The result is saved in a CPU register, or in the case of a 2-operand memory shift the result is saved in the same memory location used for the source. The operand to be shifted may be one of the eight data registers or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The number of bit positions to shift the operand is supplied in a 1-bit or 5-bit immediate operand or in the low order 5 bits of a register or byte-sized memory operand. When the number of bit positions to shift is provided in a 5-bit immediate value, the least significant bit is encoded in the sb postbyte and the higher four bits are encoded as a short-immediate value in the xb postbyte. If the destination register is wider than the source operand, the source operand is zero-extended to the width of the destination register before shifting. If the destination register is narrower than the source operand, the operand is shifted and then truncated to the width of the destination register. Zero is shifted into the LSB and the MSB is shifted out through the carry bit (C).

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	٧	С	
_	_	_	_	_	_	_	_	-	_	Δ	Δ	0	Δ	

- N: Normally cleared. Set if MSB was set and shift count was 0 (no shift).
- Z: Set if the result is zero. Cleared otherwise.
- V: Normally cleared. Set if truncation changes the sign or magnitude of the result.
- C: Set if the last bit shifted out of the LSB of the operand was set before the shift, cleared otherwise. If the shift count is 0, C is not changed.



## **Detailed Instruction Formats REG-REG**

	7	6	5	4	3	2	1	0	
	0	0	0	1	0	DESTIN	ATION REGIS	TER Dd	1n
	A/L=0	L/R=0	1	0	N[0]	SOU	RCE REGISTE	R Ds	sb
	1	0	1	1	1	PARAM	IETER REGIS	ΓER D <i>n</i>	xb
1	n sb xb		L	SR D	d,Ds,Dn			•	

# REG-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

0         0         0         1         0         DESTINATION REGISTE           A/L=0         L/R=0         0         N[0]         SOURCE REGISTER I	7	6	5	4	3	2	1	0	
A/L=0	0	0	0	1	0	DESTIN	NATION REGIS	STER Dd	1n
7,72-0   2,7-0   0   1,70   0   0   1,70   1,	A/L=0	L/R=0	0	0	N[0]	SOU	RCE REGISTE	R Ds	sb

1n sb LSR Dd, Ds, #opr1i

### REG-IMM (normal shift by 0 to 31 positions)

7	6	5	4	3	2	1	0	
0	0	0	1	0	DESTIN	NATION REGIS	TER Dd	1n
A/L=0	L/R=0	0	1	N[0]	SOU	RCE REGISTE	R Ds	sb
0	1	1	1		N[-	4:1]		xb

1n sb xb LSR Dd, Ds, #opr5i; N[0] in sb, N[4:1] in xb

### OPR/1/2/3-IMM (efficient shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	6	5	4	3	2	1	0		
0	0	0	1	0	DESTIN	IATION REGIST	ER Dd	1n	
A/L=0	A/L=0 L/R=0 1 0 N[0] 0 SIZE (.B, .W, .P, .L) sb								
	OPR POSTBYTE (specifes source operand to be shifted) xb								
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		1	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

1n sb xb x1 1n sb xb x1 1n sb xb x1 1n sb xb x1 1n sb xb x2 1n sb xb x3 1n sb xb xb x3 1n sb xb xb x3 1n sb xb xb x3	LSR.bwpl	<pre>#oprsxe4i, #opr1i Ds, #opr1i ; see more efficient REG-IMM version (opru4, xys), #opr1i {(+-xy)   (xy+-)   (-s)   (s+) }, #opr1i (Di, xys), #opr1i [Di, xy], #opr1i (oprs9, xysp), #opr1i [oprs9, xysp], #opr1i (opru14, #opr1i (opru18, Di), #opr1i opru18, #opr1i (opru24, xysp), #opr1i [opr24, xysp], #opr1i [opr24, xysp], #opr1i (opru24, Di), #opr1i opru24, #opr1i</pre>
1n sb xb x3 x2 x1 1n sb xb x3 x2 x1	LSR <i>.bwpl</i> LSR <i>.bwpl</i>	opr24,#opr1i [opr24],#opr1i

Linear S12 Core Reference Manual, Rev. 1.01 210 Freescale Semiconductor



### OPR/1/2/3-IMM (normal shift by 0 to 31 positions)

1n sb xb x3 x2 x1 xb

7	6	5	4	3	2	1	0
0	0	0	1	0	DESTIN	IATION REGIST	ΓER D <i>d</i> 1n
A/L=0	L/R=0	1	1	N[0]	0	SIZE (.B, .	W, .P, .L) sb
		OPR POSTB	YTE (specifes s	ource operand	to be shifted)		xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)	
	`		ESS-BYTE DE			,	
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON			
0	1	1	1		N[4	4:1]	xb
1n sb xb xb		L	SR.bwpl #	oprsxe4i,#o	pr5i		
1n sb xb xb		L	SR.bwpl D	i,#opr5i ;s	ee more eff	icient REG-I	MM version
1n sb xb xb		L	SR.bwpl (	opru4,xys),	#opr5i		
1n sb xb xb		L	SR.bwpl {	(+-xy)   (xy+	-)   ( <i>-s</i> )   ( <i>s</i> +	)},# <i>opr5i</i>	
1n sb xb xb		L	SR.bwpl (.	Di,xys),#op.	r5i		
1n sb xb xb		L	SR.bwpl [.	Di,xy],#opr	5 <i>i</i>		
1n sb xb x1	xb	L	SR.bwpl (	oprs9,xysp)	,#opr5i		
1n sb xb x1	xb	L	SR.bwpl [	oprs9,xysp]	,#opr5i		
1n sb xb x1	xb	L	SR.bwpl o	pru14,#opr5	i		
1n sb xb x2	x1 xb	L	SR.bwpl (	opru18,Di),	#opr5i		
1n sb xb x2	x1 xb	L	SR.bwpl o	pru18,#opr5	i		
1n sb xb x3	x2 x1 xb	L	SR.bwpl (	opr24,xysp)	,# <i>opr5i</i>		

[opr24,xysp],#opr5i

(opru24,Di),#opr5i

opr24,#opr5i

[opr24],#opr5i

LSR.bwpl

LSR.bwpl

LSR.bwpl

LSR.bwpl

### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	0	DESTIN	IATION REGIST	ER Dd	1n	
A/L=0	L/R=0	1	1	N[0]	0	SIZE (.B, .V	W, .P, .L)	sb	
			•	or source opera	•			xb	
	`			PENDING ON .		,			
	•			PENDING ON .		,			
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)			
				ifts - byte sized				xb	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

Opcode postbyte	Source operand object code	Parameter # of shifts object code	Instruction Mnemonic		Source Format for Source Operand (select 1 option in this col)	Source Format for Parameter (# of shifts) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Ds,	
		xb				Dn
	xb	_			(opru4,xys),	
	,	xb	_			(opru4,xys)
	xb	1_			(+-xy) (xy+-) (-s) (s+),	(,)   (, )   ( -> )   ( -> )
	xb	xb	_		(Di)	(+-xy)   (xy+-)   (-s)   (s+)
	ax	xb			(Dj, xys),	(Dk, xys)
	xb	XD	-		[Dj, xy],	(DK, XYS)
	AD .	xb				[ Dk , xy]
	xb x1	IND.	-		(oprs9,xysp),	[DR, Ay]
	1120 112	xb x1			(0,2123,111,22,7,7	(oprs9,xysp)
	xb x1		1		[oprs9,xysp],	(**************************************
		xb x1				[oprs9,xysp]
1n sb	xb x1		LSR.bwpl	Dd,	opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
	1 2 0 1	xb x3 x2 x1	_			[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	( amount 2 4 DIN
	xb x3 x2 x1	xb x3 x2 x1	_		opr24,	(opru24,Dk)
	XU X3 X4 XI	xb x3 x2 x1			Op124,	opr24
	xb x3 x2 x1	VN V2 V7 XI	-		[opr24],	OD: 24
	110 A3 A2 A1	xb x3 x2 x1			[02121]	[opr24]

The .bwpl suffix on the instruction mnemonic refers to the size (byte, word, pointer, or long) of the source operand. The parameter operand is always the low five bits in a byte sized memory operand.



# OPR/1/2/3-IMM (2-operand memory shift by 1 (N[0]=0) or by 2 (N[0]=1) positions)

7	7 6 5 4 3 2 1 0									
0	0	0	1	0	х	х	х	1n		
A/L=0	A/L=0 L/R=0 1 1 N[0] 1 SIZE (.B, .W, .P, .L) sb									
	OPR POSTBYTE (specifes source operand to be shifted) xb									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1n sb xb	LSR.bwpl	#oprsxe4i,#opr1i
1n sb xb	LSR.bwpl	Ds, #opr1i ;see more efficient REG-IMM version
1n sb xb	LSR.bwpl	(opru4,xys),#opr1i
1n sb xb	LSR.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, \#opr1i$
1n sb xb	LSR.bwpl	(Di,xys),#opr1i
1n sb xb	LSR.bwpl	[Di,xy],#opr1i
1n sb xb x1	LSR.bwpl	(oprs9,xysp),#opr1i
1n sb xb x1	LSR.bwpl	[oprs9,xysp],#opr1i
1n sb xb x1	LSR.bwpl	opru14,#opr1i
1n sb xb x2 x1	LSR.bwpl	(opru18,Di),#opr1i
1n sb xb x2 x1	LSR.bwpl	opru18,#opr1i
1n sb xb x3 x2 x1	LSR.bwpl	(opr24,xysp),#opr1i
1n sb xb x3 x2 x1	LSR.bwpl	[opr24,xysp],#opr1i
1n sb xb x3 x2 x1	LSR.bwpl	(opru24,Di),#opr1i
1n sb xb x3 x2 x1	LSR.bwpl	opr24,#opr1i
1n sb xb x3 x2 x1	LSR.bwpl	[opr24],#opr1i



### **Instruction Fields**

A/L - This bit selects arithmetic (1) or logical (0) shifts.

L/R - This bit selects the shift direction, left (1) or right (0).

DESTINATION REGISTER Dd - This field specifies data register Dd (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) where the result of the shift is stored.

SOURCE REGISTER Ds - This field specifies data register Ds (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is the source operand to be shifted.

PARAMETER REGISTER Dn - This field specifies the number of the data register Dn (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7) which is used to specify the number of positions (0-31) to shift the operand. Only the low-order 5 bits of the parameter register are used.

N[0] - This field contains the least significant bit of the 5-bit immediate operand n=0-31, or in the case of the efficient shifts, this bit selects shifting by 1 (N[0]=0) or shifting by 2 (N[0]=1).

N[4:1] - This field contains the upper four bits of the 5-bit immediate operand n=0-31.

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. In the case of the parameter operand, short immediate mode is used to specify the upper four bits of the 5-bit immediate value that specifies the number of bit positions to shift the source operand.



# **MACS**

## **Signed Multiply and Accumulate**

**MACS** 

### Operation

 $(Dj) \times (Dk) + (Dd) \Rightarrow Dd$ 

 $(Dj) \times IMM + (Dd) \Rightarrow Dd$ 

 $(Dj) \times (M) + (Dd) \Rightarrow Dd$ 

 $(M1) \times (M2) + (Dd) \Rightarrow Dd$ 

Syntax \	Variations	Addressing Modes
MACS	Dd,Dj,Dk	REG-REG
MACS.B	Dd,Dj,#opr8i	REG-IMM1
MACS.W	Dd,Dj,#opr16i	REG-IMM2
MACS.L	Dd,Dj,#opr32i	REG-IMM4
MACS.bw	l Dd,Dj,oprmemreg	REG-OPR/1/2/3
MACS.bwz	olbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

# Description

Multiplies two signed two's complement operands, adds this product to a register Dd, and stores the accumulated result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. Both source operands and the result are interpreted as signed two's complement values.

### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Set if the signed result of the multiply operation does not fit in the result register Dd or if there is an overflow from the addition. Cleared otherwise.
- C: Set if there is a carry from the addition. Cleared otherwise.



# **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q
1	0	SOUF	RCE 1 REGIST	ER Dj	SOURCE 2 REGISTER Dk			mb

1B 4q mb MACS Dd, Dj, Dk

### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q		
1	1	SOU	SOURCE REGISTER Dj 1 IMM_SIZE (.B, .W, -, .L							
IMMEDIATE DATA										
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)									
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										

1B 4q mb i1 MACS.B Dd,Dj,#opr8i

1B 4q mb i2 i1 MACS.W Dd,Dj,#opr16i ;short-imm better for some values

1B 4q mb i4 i3 i2 i1 MACS.L Dd,Dj,#opr32i ;short-imm better for some values

### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q		
1	1	SOURCE REGISTER Dj M2_SIZE (.B, .W, -,						mb		
OPR POSTBYTE (for M2)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1в	4q mb	xb		MACS.bwl	Dd, Dj, #oprsxe4i
1в	4q mb	xb		MACS.bwl	Dd, Dj, Dk ; see more efficient REG-REG version
1в	4q mb	xb		MACS.bwl	Dd,Dj,(opru4,xys)
1в	4q mb	xb		MACS.bwl	$Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1в	4q mb	xb		MACS.bwl	Dd, Dj, (Di, xys)
1в	4q mb	xb		MACS.bwl	Dd, Dj, [Di, xy]
1в	4q mb	xb x1		MACS.bwl	Dd,Dj,(oprs9,xysp)
1в	4q mb	xb x1		MACS.bwl	Dd,Dj,[oprs9,xysp]
1в	4q mb	xb x1		MACS.bwl	Dd,Dj,opru14
1в	4q mb	xb x2	x1	MACS.bwl	Dd,Dj,(opru18,Di)
1в	4q mb	xb x2	x1	MACS.bwl	Dd, Dj, opru18
1в	4q mb	xb x3	x2 x1	MACS.bwl	Dd,Dj,(opr24,xysp)
1в	4q mb	xb x3	x2 x1	MACS.bwl	Dd,Dj,[opr24,xysp]
1в	4q mb	xb x3	x2 x1	MACS.bwl	Dd,Dj,(opru24,Di)
1в	4q mb	xb x3	x2 x1	MACS.bwl	Dd,Dj,opr24
1в	4q mb	xb x3	x2 x1	MACS.bwl	Dd, Dj, [opr24]

Linear S12 Core Reference Manual, Rev. 1.01

216

Freescale Semiconductor



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	1 0 0 1 RESULT REGISTER Dd								
1	1 1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0								
			OPR POSTB	YTE (for M1)				xb	
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)			
			OPR POSTB	YTE (for M2)				xb	
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)			
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)			

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb	_			(+-xy)   (xy+-)   (-s)   (s+),	
	,	xb				(+-xy)   (xy+-)   (-s)   (s+)
	xb	,			(Dj,xys),	(7)
	xb	xb			Ind. and	(Dk, xys)
	dx	xb			[Dj, xy],	[Dis rest]
	xb x1	XD			(oprs9,xysp),	[Dk, xy]
	ND XI	xb x1		_	(Opisy, Xysp),	(oprs9,xysp)
	xb x1	AD AI			[oprs9,xysp],	(ODIBS, AYSE)
	112	xb x1				[oprs9,xysp]
1B 4q mb	xb x1	-	MACS.bwplbwpl	Dd,	opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
	1 2 0 4	xb x3 x2 x1			0.4	(opru24,Dk)
	xb x3 x2 x1				opr24,	24
	xb x3 x2 x1	xb x3 x2 x1			[ opr24]	opr24
	XD X3 X2 XI	xb x3 x2 x1			[opr24],	[opr24]
		VN Y2 Y7 XI				[[0]0174]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Dj used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.



# **MACU**

# **Unsigned Multiply and Accumulate**

# **MACU**

# Operation

 $(Dj) \times (Dk) + (Dd) \Rightarrow Dd$ 

 $(Dj) \times IMM + (Dd) \Rightarrow Dd$ 

 $(Dj) \times (M) + (Dd) \Rightarrow Dd$ 

 $(M1) \times (M2) + (Dd) \Rightarrow Dd$ 

Syntax \	/ariations	Addressing Modes
MACU	$\mathrm{D}d,\mathrm{D}j,\mathrm{D}k$	REG-REG
MACU.B	Dd,Dj,#opr8i	REG-IMM1
MACU.W	Dd,Dj,#opr16i	REG-IMM2
MACU.L	Dd,Dj,#opr32i	REG-IMM4
MACU.bwl	Dd, Dj, oprmemreg	REG-OPR/1/2/3
MACU.bwp	lbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

### Description

Multiplies two unsigned operands, adds this product to a register Dd, and stores the accumulated result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. Both source operands and the result are interpreted as unsigned values.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if the unsigned result of the multiply operation does not fit in the result register Dd or if there is an overflow from the addition. Cleared otherwise.

C: Set if there is a carry from the addition. Cleared otherwise.



# **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q
0	0	SOUF	RCE 1 REGIST	ER Dj	SOUF	RCE 2 REGIST	ER D <i>k</i>	mb

1B 4q mb MACU Dd, Dj, Dk

#### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0				
0	0	0 1 1			0	1	1	1B			
0	1	0	0	1	RESULT REGISTER Dd						
0	1	SOU	RCE REGISTE	R D <i>j</i>	1	1 IMM_SIZE (.B, .W, -, .L)					
	IMMEDIATE DATA										
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)					
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										

1B 4q mb i1 MACU.B Dd,Dj,#opr8i

1B 4q mb i2 i1 MACU.W Dd,Dj,#opr16i ;short-imm better for some values

1B 4q mb i4 i3 i2 i1 MACU.L Dd,Dj,#opr32i ;short-imm better for some values

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
0	1	0	0	1	RESULT REGISTER Dd					
0	1	SOU	M2_SIZE (.B, .W, -, .L)							
	OPR POSTBYTE (for M2)									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1B 4q m	nb xb nb xb nb xb nb xb	MACU.bwl	Dd, Dj, #oprsxe4i  Dd, Dj, Dk; see more efficient REG-REG version  Dd, Dj, (opru4, xys)  Dd, Dj, {(+-xy)   (xy+-)   (-s)   (s+) }  Dd, Dj, (Di, xys)  Dd, Dj, [Di, xy]  Dd, Dj, (oprs9, xysp)  Dd, Dj, (oprs9, xysp)  Dd, Dj, (opru14  Dd, Dj, (opru18, Di)  Dd, Dj, opru18  Dd, Dj, (opru24, xysp)  Dd, Dj, [opr24, xysp]  Dd, Dj, (opru24, Di)
1B 4q m	nb xb x3 x2 x1	MACU.bwl	Dd,Dj,[opr24,xysp]
1B 4q m	nb xb x3 x2 x1	MACU.bwl	Dd,Dj,(opru24,Di)
1B 4q m	nb xb x3 x2 x1	MACU.bwl	Dd,Dj,opr24
1B 4q m	nb xb x3 x2 x1	MACU.bwl	Dd,Dj,[opr24]

Linear S12 Core Reference Manual, Rev. 1.01

220

Freescale Semiconductor



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q	
0	0 1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0								
	OPR POSTBYTE (for M1)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)			
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)			
			OPR POSTB					xb	
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)			
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)			

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb	_			(+-xy)   (xy+-)   (-s)   (s+),	
	,	xb				(+-xy)   (xy+-)   (-s)   (s+)
	xb	,			(Dj,xys),	(7)
	xb	xb			Ind. and	(Dk, xys)
	dx	xb			[Dj, xy],	[Dis rest]
	xb x1	XD			(oprs9,xysp),	[Dk, xy]
	ND XI	xb x1			(Opisy, Xysp),	(oprs9,xysp)
	xb x1	AD AI		_	[oprs9,xysp],	(ODIBS, AYSE)
	112	xb x1				[oprs9,xysp]
1B 4q mb	xb x1	-	MACU.bwplbwpl	Dd,	opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
	1 2 0 4	xb x3 x2 x1			0.4	(opru24,Dk)
	xb x3 x2 x1				opr24,	24
	xb x3 x2 x1	xb x3 x2 x1			[ opr24]	opr24
	XD X3 X2 XI	xb x3 x2 x1			[opr24],	[opr24]
		VN Y2 Y7 XI				[[0]0174]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Dj used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.



# **MAXS**

# Maximum of Two Signed Values to Di



### **Operation**

 $MAX((Di), (M)) \Rightarrow Di$ 

Syntax	Variations	Addressing Modes
MAXS	Di,oprmemreg	OPR/1/2/3

## Description

Subtracts the signed value of memory operand M from the signed value in register Di to determine which is larger. The larger of the two values is stored in register Di. The size of memory operand M is determined by the size of register Di.

#### **CCR Details**

_					IPL	_							_	
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result of the subtract operation is set. Cleared otherwise.
- Z: Set if the result of the subtract operation is zero. Cleared otherwise.
- V: Set if there is a two's complement overflow as a result of the subtract operation. Cleared otherwise.
- C: Set if the subtract operation requires a borrow. Cleared otherwise.


#### **Detailed Instruction Formats**

#### OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	0 0 1 0 1 SD REGISTER D <i>i</i> 20								
	OPR POSTBYTE								
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1	
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

1B 2q xb		MAXS	Di,#oprsxe4i ;-1, +1, 2, 314, 15
1B 2q xb		MAXS	$\mathrm{D}i$ , $\mathrm{D}j$
1B 2q xb		MAXS	Di,(opru4,xys)
1B 2q xb		MAXS	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 2q xb		MAXS	Di,(Dj,xys)
1B 2q xb		MAXS	Di,[Dj,xy]
1B 2q xb x	:1	MAXS	Di,(oprs9,xysp)
1B 2q xb x	:1	MAXS	Di,[oprs9,xysp]
1B 2q xb x	:1	MAXS	Di, opru14
1B 2q xb x	x2 x1	MAXS	Di,(opru18,Dj)

Linear S12 Core Reference Manual, Rev. 1.01



1в	2q	xb	x2	x1		MAXS	Di,opru18
1в	2q	xb	x3	x2	x1	MAXS	${\tt Di,(opr24,xysp)}$
1в	2q	xb	x3	x2	x1	MAXS	Di,[opr24,xysp]
1в	2q	xb	x3	x2	x1	MAXS	Di,(opru24,Dj)
1в	2q	xb	x3	x2	x1	MAXS	Di,opr24
1в	2q	xb	x3	x2	x1	MAXS	Di,[opr24]

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **MAXU**

## Maximum of Two Unsigned Values to Di



### **Operation**

 $MAX((Di), (M)) \Rightarrow Di$ 

Syntax	Variations	Addressing Modes
MAXU	Di,oprmemreg	OPR/1/2/3

## **Description**

Subtracts the unsigned value of memory operand M from the unsigned value in register Di to determine which is larger. The larger of the two values is stored in register Di. The size of memory operand M is determined by the size of register Di.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result of the subtract operation is set. Cleared otherwise.
- Z: Set if the result of the subtract operation is zero. Cleared otherwise.
- V: Set if there is a two's complement overflow as a result of the subtract operation. Cleared otherwise.
- C: Set if the subtract operation requires a borrow. Cleared otherwise.

#### **Detailed Instruction Formats**

#### OPR/1/2/3

	7	6	5	4	3	2	1	0	
	0	0	0	1	1	0	1	1	1B
	0	0 0 0 1 1 SD REGISTER D <i>i</i>							1q
	OPR POSTBYTE								
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
Ī		(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
Ī	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
_									

1B 1q >	кb	MAXU	Di,#oprsxe4i ;-1, +1, 2, 314, 15
1B 1q x	cb	MAXU	Di, Dj
1B 1q x	cb	MAXU	Di,(opru4,xys)
1B 1q x	cb	MAXU	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 1q x	cb	MAXU	Di,(Dj,xys)
1B 1q x	cb	MAXU	Di,[Dj,xy]
1B 1q x	kb x1	MAXU	Di,(oprs9,xysp)
1B 1q x	kb x1	MAXU	Di,[oprs9,xysp]
1B 1q x	kb x1	MAXU	Di, opru14
1B 1q x	kb x2 x1	MAXU	Di,(opru18,Dj)

Linear S12 Core Reference Manual, Rev. 1.01



1B 1q xb x2	x1	MAXU	Di,opru18
1B 1q xb x3	x2 x1	MAXU	Di,(opr24,xysp)
1B 1q xb x3	x2 x1	MAXU	Di,[opr24,xysp]
1B 1q xb x3	x2 x1	MAXU	Di,(opru24,Dj)
1B 1q xb x3	x2 x1	MAXU	Di,opr24
1B 1g xb x3	x2 x1	MAXU	Di,[opr24]

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **MINS**

# Minimum of Two Signed Values to Di



### **Operation**

 $MIN((Di), (M)) \Rightarrow Di$ 

Syntax	Variations	Addressing Modes
MINS	Di,oprmemreg	OPR/1/2/3

### **Description**

Subtracts the signed value of memory operand M from the signed value in register Di to determine which is smaller. The smaller of the two values is stored in register Di. The size of memory operand M is determined by the size of register Di.

#### **CCR Details**

_					IPL	_							_	
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result of the subtract operation is set. Cleared otherwise.
- Z: Set if the result of the subtract operation is zero. Cleared otherwise.
- V: Set if there is a two's complement overflow as a result of the subtract operation. Cleared otherwise.
- C: Set if the subtract operation requires a borrow. Cleared otherwise.

#### **Detailed Instruction Formats**

#### OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	0 0 1 0 0 SD REGISTER D <i>i</i> 2n								
	OPR POSTBYTE								
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

1B 2n xb	MINS	Di,#oprsxe4i ;-1, +1, 2, 314, 15
1B 2n xb	MINS	$\mathrm{D}i$ , $\mathrm{D}j$
1B 2n xb	MINS	Di,(opru4,xys)
1B 2n xb	MINS	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 2n xb	MINS	Di,(Dj,xys)
1B 2n xb	MINS	Di, [Dj, xy]
1B 2n xb x1	MINS	Di,(oprs9,xysp)
1B 2n xb x1	MINS	Di,[oprs9,xysp]
1B 2n xb x1	MINS	Di,opru14
1B 2n xb x2 x1	MINS	Di,(opru18,Dj)

Linear S12 Core Reference Manual, Rev. 1.01



1в	2n	xb	x2	x1		MINS	Di,opru18
1в	2n	хb	x3	x2	x1	MINS	${\tt Di,(opr24,xysp)}$
1в	2n	хb	x3	x2	x1	MINS	Di,[opr24,xysp]
1в	2n	хb	x3	x2	x1	MINS	Di,(opru24,Dj)
1в	2n	xb	x3	x2	x1	MINS	Di,opr24
1в	2n	xb	x3	x2	x1	MINS	Di,[opr24]

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **MINU**

# Minimum of Two Unsigned Values to Di



### **Operation**

 $MIN((Di), (M)) \Rightarrow Di$ 

Syntax \	/ariations	Addressing Modes
MINU	Di,oprmemreg	OPR/1/2/3

## **Description**

Subtracts the unsigned value of memory operand M from the unsigned value in register Di to determine which is smaller. The smaller of the two values is stored in register Di. The size of memory operand M is determined by the size of register Di.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	-	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result of the subtract operation is set. Cleared otherwise.
- Z: Set if the result of the subtract operation is zero. Cleared otherwise.
- V: Set if there is a two's complement overflow as a result of the subtract operation. Cleared otherwise.
- C: Set if the subtract operation requires a borrow. Cleared otherwise.

#### **Detailed Instruction Formats**

#### OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0 0 0 1 1 0 1										
0	0 0 0 1 0 SD REGISTER D <i>i</i>										
	OPR POSTBYTE										
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)					
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

1B 1n	xb	MINU	Di,#oprsxe4i ;-1, +1, 2, 314, 15
1B 1n	xb	MINU	$\mathrm{D}i$ , $\mathrm{D}j$
1B 1n	xb	MINU	Di,(opru4,xys)
1B 1n	xb	MINU	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 1n	xb	MINU	Di,(Dj,xys)
1B 1n	xb	MINU	Di,[Dj,xy]
1B 1n	xb x1	MINU	Di,(oprs9,xysp)
1B 1n	xb x1	MINU	Di,[oprs9,xysp]
1B 1n	xb x1	MINU	Di, opru14
1B 1n	xb x2 x1	MINU	Di,(opru18,Dj)

Linear S12 Core Reference Manual, Rev. 1.01



1в	1n	xb	x2	x1		MINU	Di,opru18
1в	1n	xb	x3	x2	x1	MINU	Di,(opr24,xysp)
1в	1n	xb	x3	x2	x1	MINU	Di,[opr24,xysp]
1в	1n	xb	x3	x2	x1	MINU	Di,(opru24,Dj)
1в	1n	xb	x3	x2	x1	MINU	Di,opr24
1в	1n	xb	x3	x2	x1	MINU	Di,[opr24]

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# **MODS**

### Signed Modulo

# **MODS**

# Operation

 $(Dj) \% (Dk) \Rightarrow Dd$ 

 $(Dj) \% IMM \Rightarrow Dd$ 

 $(Dj) \% (M) \Rightarrow Dd$ 

 $(M1) \% (M2) \Rightarrow Dd$ 

Syntax	Variations	Addressing Modes
MODS	Dđ,Dj,Dk	REG-REG
MODS.B	Dd,Dj,#opr8i	REG-IMM1
MODS.W	Dd,Dj,#opr16i	REG-IMM2
MODS.L	Dd,Dj,#opr32i	REG-IMM4
MODS.bw	l Dd,Dj,oprmemreg	REG-OPR/1/2/3
MODS.bw	plbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

### Description

Divides a signed two's complement dividend by a signed two's complement divisor to produce a signed two's complement remainder in a register Dd. The dividend may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The divisor may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. To ensure compatibility with the C standard requirement that a = (a/b)\*b + (a % b), the sign of the result (remainder) is the same as the sign of the dividend.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	_	_	_	-	1	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result is set. Undefined after overflow or division by zero. Cleared otherwise.
- Z: Set if the result is zero. Undefined after overflow or division by zero. Cleared otherwise.
- V: Set if the signed remainder does not fit in the result register Dd. Undefined after division by zero. Cleared otherwise.
- C: Set if divisor was zero. Cleared otherwise. (Indicates division by zero).



## **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	1	RES	ULT REGISTE	R Dd	3q
1	0	DIVID	END REGIST	ER D <i>j</i>	DIVI	SOR REGISTE	R Dk	mb

1B 3q mb MODS Dd, Dj, Dk

#### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0				
0	0 0 0 1 1 1 0 1 1							1B			
0	0 0 1 1 1 RESULT REGISTER Dd										
1 1 DIVIDEND REGISTER Dj 1 IMM_SIZE (.B, .W, -, .L)											
	IMMEDIATE DATA (Divisor)										
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)					
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)											

1B 3q mb i1 MODS.B Dd, Dj, #opr8i

1B 3q mb i2 i1 MODS.W Dd, Dj, #opr16i ; short-imm better for some values

1B 3q mb i4 i3 i2 i1 MODS.L Dd, Dj, #opr32i ; short-imm better for some values

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0					
0	0 0 0 1 1 0 1											
0	0 0 1 1 1 RESULT REGISTER Dd											
1	1 1 DIVIDEND REGISTER D <i>j</i> M2_SIZE (.B, .W, -, .L) n											
		0	PR POSTBYTE	(for M2 diviso	r)			xb				
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1				
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

```
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, #oprsxe4i
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, Dk ; see more efficient REG-REG version
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, (opru4, xys)
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, (Di, xys)
1B 3q mb xb
                                    MODS.bwl
                                                Dd, Dj, [Di, xy]
1B 3q mb xb x1
                                    MODS.bwl
                                                Dd, Dj, (oprs9, xysp)
1B 3q mb xb x1
                                    MODS.bwl
                                                Dd, Dj, [oprs9, xysp]
1B 3q mb xb x1
                                    MODS.bwl
                                                Dd, Dj, opru14
1B 3q mb xb x2 x1
                                    MODS.bwl
                                                Dd, Dj, (opru18, Di)
1B 3q mb xb x2 x1
                                    MODS.bwl
                                                Dd, Dj, opru18
1B 3q mb xb x3 x2 x1
                                    MODS.bwl
                                                Dd, Dj, (opr24, xysp)
1B 3q mb xb x3 x2 x1
                                    MODS.bwl
                                                Dd, Dj, [opr24, xysp]
1B 3q mb xb x3 x2 x1
                                                Dd, Dj, (opru24, Di)
                                    MODS.bwl
1B 3q mb xb x3 x2 x1 \,
                                    MODS.bwl
                                                Dd, Dj, opr24
1B 3q mb xb x3 x2 x1
                                    MODS.bwl
                                                Dd, Dj, [opr24]
```

Linear S12 Core Reference Manual, Rev. 1.01

232

Freescale Semiconductor



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
0	0 0 1 1 1 RESULT REGISTER D <i>d</i>										
1 1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0											
	OPR POSTBYTE (for M1 dividend)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	,	TIONAL ADDR				,					
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)					
			PR POSTBYTE	,	,			xb			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (Dividend) (select 1 option in this col)	Source Format for M2 (Divisor) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb	1			(+-xy) (xy+-) (-s) (s+),	(,) [(, ) [( -) [( -) ]
	xb	xb			(Di)	(+-xy)   (xy+-)   (-s)   (s+)
	dx	xb			(Dj, xys),	(Dk, xys)
	xb	XD			[Dj, xy],	(DK, XYS)
	AD .	xb			[ [ , , , , , ] ,	[Dk, xy]
	xb x1	I AD			(oprs9, xysp),	[DK, Ay]
	112	xb x1			(02105/11,02,7)	(oprs9,xysp)
	xb x1	-			[oprs9,xysp],	
15 2 1		xb x1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_ ,		[oprs9,xysp]
1B 3q mb	xb x1		MODS.bwplbwpl	Da,	opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
	122 1	xb x3 x2 x1			(2	[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	( amount 2.4 DIN)
	xb x3 x2 x1	xb x3 x2 x1			onr24	(opru24,Dk)
	XD X3 XZ XI	xb x3 x2 x1			opr24,	opr24
	xb x3 x2 x1	VN V2 V7 XI			[opr24],	OD174
	AN AN AL AI	xb x3 x2 x1			[OPIZI],	[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVIDEND REGISTER - This field specifies the number of the data register D<sub>i</sub> used as dividend (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVISOR REGISTER - This field specifies the number of the data register Dk used as divisor (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1 SIZE and M2 SIZE - These fields specify the size of M1 (dividend) and M2 (divisor) which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1 SIZE and/or M2 SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM\_SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both the dividend and the divisor, is less efficient than using the REG-REG version of the instruction.



# MODU

### **Unsigned Modulo**

**MODU** 

# **Operation**

 $(Dj) \% (Dk) \Rightarrow Dd$ 

 $(Dj) \% IMM \Rightarrow Dd$ 

 $(Dj) \% (M) \Rightarrow Dd$ 

 $(M1) \% (M2) \Rightarrow Dd$ 

Syntax	Variations	Addressing Modes
MODU	Dđ,Dj,Dk	REG-REG
MODU.B	Dd,Dj,#opr8i	REG-IMM1
MODU.W	Dd,Dj,#opr16i	REG-IMM2
MODU.L	Dd,Dj,#opr32i	REG-IMM4
MODU.bw	l Dd,Dj,oprmemreg	REG-OPR/1/2/3
MODU.bw	plbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

# **Description**

Divides an unsigned dividend by an unsigned divisor to produce an unsigned remainder in a register Dd. The dividend may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The divisor may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2.

#### **CCR Details**

					IPL								
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Undefined after overflow or division by zero. Cleared otherwise.
- Z: Set if the result is zero. Undefined after overflow or division by zero. Cleared otherwise.
- V: Set if the unsigned remainder does not fit in the result register Dd. Undefined after division by zero. Cleared otherwise.
- C: Set if divisor was zero. Cleared otherwise. (Indicates division by zero).



# **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	1	RES	ULT REGISTE	R Dd	3q
0	0	DIVID	END REGIST	ER Dj	DIVI	SOR REGISTE	R Dk	mb

1B 3q mb MODU Dd, Dj, Dk

#### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	1	RES	ULT REGISTE	R D <i>d</i>	3q
0	1	DIVID	END REGIST	ER D <i>j</i>	1	IMM_SIZE (	.B, .W, -, .L)	mb
			IMMEDIATE D	DATA (divisor)				
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)		
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)		
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)		

1B 3q mb i1 MODU.B Dd,Dj,#opr8i

1B 3q mb i2 i1 MODU.W Dd,Dj,#opr16i ;short-imm better for some values

1B 3q mb i4 i3 i2 i1 MODU.L Dd,Dj,#opr32i ;short-imm better for some values

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	1	RES	ULT REGISTE	R D <i>d</i>	3q
0	1	DIVID	END REGIST	ER Dj		M2_SIZE (.	B, .W, -, .L)	mb
		0	PR POSTBYTE	(for M2 diviso	r)			xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		

1в	3q mb	xb		MODU.bwl	Dd, Dj, #oprsxe4i
1в	3q mb	xb		MODU.bwl	Dd, Dj, Dk ; see more efficient REG-REG version
1в	3q mb	xb		MODU.bwl	Dd,Dj,(opru4,xys)
1в	3q mb	xb		MODU.bwl	$Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1в	3q mb	xb		MODU.bwl	Dd, Dj, (Di, xys)
1в	3q mb	xb		MODU.bwl	Dd, Dj, [Di, xy]
1в	3q mb	xb x1		MODU.bwl	Dd,Dj,(oprs9,xysp)
1в	3q mb	xb x1		MODU.bwl	Dd,Dj,[oprs9,xysp]
1в	3q mb	xb x1		MODU.bwl	Dd, Dj, opru14
1в	3q mb	xb x2	x1	MODU.bwl	Dd,Dj,(opru18,Di)
1в	3q mb	xb x2	x1	MODU.bwl	Dd,Dj,opru18
1в	3q mb	xb x3	x2 x1	MODU.bwl	Dd, Dj, (opr24, xysp)
1в	3q mb	xb x3	x2 x1	MODU.bwl	Dd,Dj,[opr24,xysp]
1в	3q mb	xb x3	x2 x1	MODU.bwl	Dd,Dj,(opru24,Di)
1в	3q mb	xb x3	x2 x1	MODU.bwl	Dd, Dj, opr24
1в	3q mb	xb x3	x2 x1	MODU.bwl	Dd, Dj, [opr24]

Linear S12 Core Reference Manual, Rev. 1.01

236

Freescale Semiconductor



#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	1	1	1	RES	ULT REGISTE	R Dd	3q
0	1	M1_SIZE (.	3, .W, .P, .L)	M2_SIZE (.E	3, .W, .P, .L)	1	0	mb
		OF	R POSTBYTE	(for M1 divider	nd)			xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
		0	PR POSTBYTE	(for M2 diviso	r)			xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (Dividend) (select 1 option in this col)	Source Format for M2 (Divisor) (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb	1			(+-xy) (xy+-) (-s) (s+),	(,) [(, ) [( -) [( -) ]
	xb	xb			(Di)	(+-xy)   (xy+-)   (-s)   (s+)
	dx	xb			(Dj, xys),	(Dk, xys)
	xb	XD			[Dj, xy],	(DK, XYS)
	AD .	xb			[ [ , , , , , ] ,	[ Dk, xy]
	xb x1	I AD			(oprs9, xysp),	
	112	xb x1			(02105/11,02,7)	(oprs9,xysp)
	xb x1	-			[oprs9,xysp],	( · E · · · · · · · · · · · · · · · · ·
15 2 1		xb x1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_ ,		[oprs9,xysp]
1B 3q mb	xb x1		MODU.bwplbwpl	Da,	opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
	1 2 0 1	xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1	1 2 0 1			[opr24,xysp],	
	xb x3 x2 x1	xb x3 x2 x1			( a a a a a a a a a a a a a a a a a a a	[opr24,xysp]
	XN X2 XZ XI	xb x3 x2 x1			(opru24,Dj),	(onru24 Dk)
	xb x3 x2 x1	VN YN X7 XT			opr24,	(opru24,Dk)
		xb x3 x2 x1			ODIZI,	opr24
	xb x3 x2 x1	11.0 11.0 11.2 NI			[opr24],	02-2-1
		xb x3 x2 x1			-1,	[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVIDEND REGISTER - This field specifies the number of the data register D*j* used as dividend (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

DIVISOR REGISTER - This field specifies the number of the data register Dk used as divisor (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the divisor. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 (dividend) and M2 (divisor) which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM\_SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both the dividend and the divisor, is less efficient than using the REG-REG version of the instruction.



# MOV

#### **Move Data**

MOV

(8, 16, 24, or 32-bits; IMM-OPR or OPR-OPR)

# Operation

 $(M1) \Rightarrow M2$ 

Syntax V	ariations	Addressing Modes
MOV.B	#opr8i,oprmemreg	IMM1-OPR/1/2/3
MOV.W	#opr16i,oprmemreg	IMM2-OPR/1/2/3
MOV.P	#opr24i,oprmemreg	IMM3-OPR/1/2/3
MOV.L	#opr32i,oprmemreg	IMM4-OPR/1/2/3
MOV.bwp1	oprmemreg, oprmemreg	OPR/1/2/3-OPR/1/2/3

# Description

Move (copy) an 8-bit, 16-bit, 24-bit, or 32-bit immediate value to a memory location of the same size (or a register Di), or move (copy) 8-bits, 16-bits, 24-bits, or 32-bits from one memory location (or register Di) to another memory location of the same size (or register Di). The size of the operation is normally specified by the dot suffix B, W, P, or L on the MOV instruction.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	٧	С	
_	_	_	_	_	_	_	_	_	_	_	_	_	_	



# Detailed Instruction Formats IMM1-OPR/1/2/3 (.B 8-bit byte)

7	6	5	4	3	2	1	0	
0	0	0	0	1	1	0	0	0C
				E DATA (source)				i1
				SYTE (destination)				xb
	•			DEPENDING ON		,		
	,			DEPENDING ON		,		
	(UP	HONAL ADDRE	33-D11EL	DEPENDING ON	ADDRESS-IVIC	)DE)		
OC i1 xb		MO	V.B	#opr8i,#oprs	xe4i ;not a	ppropriate a	s destina	ation
OC i1 xb		MO	V.B	#opr8i,Di ;c	onsider usi	ng LD Di,#		
OC il xb		MO	V.B	#opr8i,(opru	4,xys)			
OC il xb		MO	V.B	#opr8i,{(+-x	y)   ( <i>xy+-</i> )   (	-s)   (s+)}		
OC i1 xb		MO	V.B	#opr8i,[Di,x	y])			
0C i1 xb			V.B	#opr8i,(Di,x	="			
0C i1 xb x1			V.B	#opr8i,(oprs				
OC i1 xb x1			V.B	#opr8i,[oprs				
0C i1 xb x1			V.B	#opr8i,opru1				
0C i1 xb x2			V.B	#opr8i,(opru				
0C i1 xb x2			V.B	#opr8i,opru1				
0C i1 xb x3			V.B	#opr8i,(opr2				
0C i1 xb x3			V.B	#opr8i,[opr2				
0C i1 xb x3			V.B V.B	<pre>#opr8i,(opru #opr8i,opr24</pre>	24, D1)			
0C i1 xb x3				#opr8i,[opr2	<i>4</i> 1			
IMM2-OPR/1/2			V.B	# <i>Opioi</i> ,[ <i>Opi2</i>	<del>4</del> ]			
	3 (.VV 10-DIL	word)						
		•		•				
7	6	5	4	3	2	1	0	
	6	5 0	0	1	2	1 0	0	0D
7		5 0	0 MMEDIATE	1 E DATA (source)	1			i2
7		5 0 (OPTIONAL IN	0 MMEDIATE IMEDIATE	1 E DATA (source) DATA DEPENDII	1 NG ON SIZE)			i2 i1
7	0	5 0 (OPTIONAL IN	0 MMEDIATE IMEDIATE PR POSTB	1 E DATA (source) DATA DEPENDII EYTE (destination)	NG ON SIZE)	0		i2
7	0 (OP	5 0 (OPTIONAL IN OTIONAL ADDRE	0 MMEDIATE IMEDIATE PR POSTE SS-BYTE [	1 E DATA (source) DATA DEPENDII SYTE (destination) DEPENDING ON	NG ON SIZE) ADDRESS-MO	0   ODE)		i2 i1
7	(OP	5 OPTIONAL IN OTIONAL ADDRE	0 MMEDIATE IMEDIATE PR POSTB SS-BYTE I SS-BYTE I	1 E DATA (source) DATA DEPENDII EYTE (destination)	NG ON SIZE) ADDRESS-MO	DDE)		i2 i1
7 0	(OP	5  (OPTIONAL IN  COTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE	0 MMEDIATE IMEDIATE PR POSTB SS-BYTE I SS-BYTE I SS-BYTE I	1 E DATA (source) DATA DEPENDII SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON	1 NG ON SIZE) ADDRESS-MO ADDRESS-MO	DDE) DDE) DDE)	1	i2 i1 xb
7 0 0 0D i2 i1 xb	(OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE	0 MMEDIATE IMEDIATE PR POSTB SS-BYTE I SS-BYTE I SS-BYTE I	1 E DATA (source) DATA DEPENDIR SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr	1  NG ON SIZE)  ADDRESS-MC  ADDRESS-MC  ADDRESS-MC  ADDRESS-MC	DDE) DDE) DDE) appropriate	1	i2 i1 xb
7 0 0 0D i2 i1 xb 0D i2 i1 xb	(OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE	0 MMEDIATE MEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i,#opr #opr16i,Di;	1 NG ON SIZE) ADDRESS-MC ADDRESS-MC ADDRESS-MC Sxe4i; not consider us	DDE) DDE) DDE) appropriate	1	i2 i1 xb
7 0 0 0D i2 i1 xb	(OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO	0 MMEDIATE MEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, topr #opr16i, (opr	1 NG ON SIZE) ADDRESS-MC ADDRESS-MC ADDRESS-MC sxe4i; not consider us u4, xys)	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb	(OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO	0 MMEDIATE MMEDIATE PR POSTE SS-BYTE [ SS-BYTE [ V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING EYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, (opr #opr16i, { (+-	NG ON SIZE)  ADDRESS-MO ADDRESS-MO ADDRESS-MO sxe4i ;not consider us u4, xys) xy)   (xy+-)	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 0 i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb	(OP	5  (OPTIONAL IN  COTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO MO MO	0 MMEDIATE MMEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, [ opr # opr16i, { (+- # opr16i, (Di,	ADDRESS-MCADDRES	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb 0D i2 i1 xb	(OP (OP (OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO MO MO MO	0 MMEDIATE MMEDIATE PR POSTE SS-BYTE [ SS-BYTE [ V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, Opr # opr16i, (opr # opr16i, (Di, # opr16i, (Di, # opr16i, [Di, # opr16i, [Di,	NG ON SIZE)  ADDRESS-MO ADDRESS-MO ADDRESS-MO sxe4i ;not consider us u4, xys) xy)   (xy+-)   xys) xy]	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 0 0 0 12 i1 xb 0 0 12 i1 xb 0 0 12 i1 xb 0 0 12 i1 xb 0 0 12 i1 xb 0 0 12 i1 xb 0 0 12 i1 xb	(OP (OP (OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO MO MO MO MO	0 MMEDIATE MMEDIATE PR POSTB SS-BYTE I SS-BYTE I V.W V.W V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, [ opr # opr16i, { (+- # opr16i, (Di,	ADDRESS-MCADDRESS-MCADDRESS-MCCAD	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0D i2 i1 xb 0D i2 i1 xb	0 (OP (OP (OP	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO MO MO MO MO MO	0 MMEDIATE MEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W V.W V.W V.W V.W V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, (opr #opr16i, (li), #opr16i, (Di), #opr16i, (Di), #opr16i, (opr #opr16i, (opr #opr16i, (opr) #opr16i, (opr)	ADDRESS-MC ADDRESS-MC ADDRESS-MC ADDRESS-MC sxe4i; not consider us u4, xys) xy)   (xy+-)   xys) xy] s9, xysp]	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 12 i1 xb 0D i2 i1 xb	(OP (OP (OP) x1 x1 x1	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO MO MO MO MO MO MO MO MO	0 MMEDIATE MEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W V.W V.W V.W V.W V.W V.W V.W V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, (opr #opr16i, (pr #opr16i, (Di, #opr16i, (opr #opr16i, [opr	ADDRESS-MC ADDRESS-MC ADDRESS-MC ADDRESS-MC Sxe4i; not consider us u4, xys) xy)   (xy+-)   xys) xy] s9, xysp) s9, xysp] 14	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 0 12 i1 xb 00 i2 i1 xb	0 (OP (OP (OP x1 x1 x1 x2 x1	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO	O MMEDIATE MMEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, (opr #opr16i, (pr #opr16i, [Di, #opr16i, [opr #opr16i, opru	ADDRESS-MCADDRES	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 0 12 i1 xb 00 i2 i1 xb	0 (OP (OP (OP x1 x1 x1 x1 x2 x1 x2 x1	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO	O MMEDIATE MMEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W	1 E DATA (source) DATA DEPENDING OFFENDING ON DEPENDING ON DEPENDING ON #opr16i, #opr #opr16i, (opr #opr16i, (pr #opr16i, (Di, #opr16i, (pr #opr16i, (opr	NG ON SIZE)  ADDRESS-MO ADDRESS-MO ADDRESS-MO Sxe4i ; not consider us u4, xys) xy)   (xy+-)   xys) xy] s9, xysp) s9, xysp] 14 u18, Di) 18	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 0 12 i1 xb 00 i2 i1 xb	(OP (OP (OP (OP x1 x1 x1 x1 x2 x1 x2 x1 x2 x1 x2 x1 x3 x2 x1	5  (OPTIONAL IN  OTIONAL ADDRE TIONAL ADDRE TIONAL ADDRE MO	O MMEDIATE MMEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, [ opr # opr16i, [ Di , # opr16i, [ opr	NG ON SIZE)  ADDRESS-MO ADDRESS-MO ADDRESS-MO Sxe4i ; not consider us u4, xys) xy)   (xy+-)   xys) xy] s9, xysp) s9, xysp] 14 u18, Di) 18 24, xysp)	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 12 i1 xb 00 i2 i1 xb	(OP (OP (OP (OP) x1 x1 x1 x1 x2 x1 x2 x1 x2 x1 x3 x2 x1	TIONAL ADDRETIONAL	O MMEDIATE MMEDIATE PR POSTE SS-BYTE I SS-BYTE I V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, (opr # opr16i, (Di, # opr16i, (pr # opr16i, (opr # opr16i, opru # opr16i, (opru	NG ON SIZE)  ADDRESS-MC ADDRESS-MC ADDRESS-MC ADDRESS-MC Consider us u4,xys) xy)   (xy+-)   xys) xy] s9,xysp) s9,xysp) 14 u18,Di) 18 24,xysp) 24,xysp]	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb
7 0 0 0 12 i1 xb 00 i2 i1 xb	(OP (OP (OP) (OP) (OP) (OP) (OP) (OP) (O	TIONAL ADDRETIONAL	O MMEDIATE MMEDIATE PR POSTB SS-BYTE I SS-BYTE I V.W	1 E DATA (source) DATA DEPENDING SYTE (destination) DEPENDING ON DEPENDING ON DEPENDING ON DEPENDING ON # opr16i, # opr # opr16i, (opr # opr16i, (Di, # opr16i, (opr # opr16i, (opr # opr16i, (opr # opr16i, (opr # opr16i, opru # opr16i, opru # opr16i, opru # opr16i, opru # opr16i, (opr # opr16i, [opru	NG ON SIZE)  ADDRESS-MO ADDRESS-MO ADDRESS-MO Sxe4i; not consider us u4, xys) xy)   (xy+-)   xys) xy] s9, xysp) s9, xysp] 14 u18, Di) 18 24, xysp] u24, xysp]	ODE) ODE) ODE) appropriate ing LD Di,#	1	i2 i1 xb

Linear S12 Core Reference Manual, Rev. 1.01



#### IMM3-OPR/1/2/3 (.P 24-bit pointer)

7	6	5	4	3	2	1	0	
0	0	0	0	1	1	1	0	0E
•			IMMEDIATE D	DATA (source)				i3
		(OPTIONAL I	MMEDIATE DA	ATA DEPENDIN	NG ON SIZE)			i2
		(OPTIONAL I	MMEDIATE DA	ATA DEPENDIN	NG ON SIZE)			i1
		(	OPR POSTBYT	ΓΕ (destination)				xb
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DDE)		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							
0E i3 i2 i1 x	κb	Mo	OV.P #	opr24i,#opr	sxe4i ;not	appropriate	as destin	nation
OF 13 12 11 v	<i>r</i> h	M	O77 D #	onr2/i Di ·	ongidar 11g	ing LD Di #		

```
0E i3 i2 i1 xb
                                    MOV.P
                                                #opr24i,Di ; consider using LD Di,#
0E i3 i2 i1 xb
                                    MOV.P
                                                #opr24i,(opru4,xys)
0E i3 i2 i1 xb
                                    MOV.P
                                                \#opr24i, \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}
0E i3 i2 i1 xb
                                    MOV.P
                                                #opr24i, (Di, xys)
0E i3 i2 i1 xb
                                                #opr24i, [Di, xy]
                                    MOV.P
0E i3 i2 i1 xb x1
                                    MOV.P
                                                #opr24i, (oprs9, xysp)
0E i3 i2 i1 xb x1
                                    MOV.P
                                                #opr24i,[oprs9,xysp]
0E i3 i2 i1 xb x1
                                    MOV.P
                                                #opr24i,opru14
0E i3 i2 i1 xb x2 x1
                                    MOV.P
                                                #opr24i, (opru18, Di)
0E i3 i2 i1 xb x2 x1
                                    MOV.P
                                                #opr24i,opru18
0E i3 i2 i1 xb x3 x2 x1
                                                #opr24i, (opr24, xysp)
                                    MOV.P
0E i3 i2 i1 xb x3 x2 x1
                                    MOV.P
                                                #opr24i, [opr24, xysp]
0E i3 i2 i1 xb x3 x2 x1
                                    MOV.P
                                                #opr24i, (opru24, Di)
0E i3 i2 i1 xb x3 x2 x1
                                                #opr24i,opr24
                                    MOV.P
0E i3 i2 i1 xb x3 x2 x1
                                    MOV.P
                                                #opr24i, [opr24]
```

#### IMM4-OPR/1/2/3 (.L 32-bit long-word)

7	6	5	4	3	2	1	0		
0	0 0 0 0 1 1 1 1 0F								
	IMMEDIATE DATA (source) i4								
	IMMEDIATE DATA[23:16] i3								
			IMMEDIATE	DATA[15:8]				i2	
			IMMEDIATE	DATA[7:0]				i1	
		(	OPR POSTBYT	E (destination)	1			xb	
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)			
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

```
0F i4 i3 i2 i1 xb
                                   MOV.L
                                               #opr32i,#oprsxe4i ;not appropriate as destination
0F i4 i3 i2 i1 xb
                                   MOV.L
                                               #opr32i, Di ; consider using LD Di, #
0F i4 i3 i2 i1 xb
                                   MOV.L
                                               #opr32i,(opru4,xys)
0F i4 i3 i2 i1 xb
                                   MOV.L
                                               \#opr32i, { (+-xy) \mid (xy+-) \mid (-s) \mid (s+) }
0F i4 i3 i2 i1 xb
                                   MOV.L
                                               #opr32i, (Di, xys)
0F i4 i3 i2 i1 xb
                                               #opr32i, [Di, xy]
                                   MOV.L
OF i4 i3 i2 i1 xb x1
                                   MOV.L
                                               #opr32i, (oprs9, xysp)
OF i4 i3 i2 i1 xb x1
                                               #opr32i,[oprs9,xysp]
                                   MOV.L
OF i4 i3 i2 i1 xb x1
                                   MOV.L
                                               #opr32i,opru14
OF i4 i3 i2 i1 xb x2 x1
                                               #opr32i, (opru18, Di)
                                   MOV.L
OF i4 i3 i2 i1 xb x2 x1
                                   MOV.L
                                               #opr32i,opru18
OF i4 i3 i2 i1 xb x3 x2 x1
                                               #opr32i, (opr24, xysp)
                                   MOV.L
0F i4 i3 i2 i1 xb x3 x2 x1
                                   MOV.L
                                               #opr32i,[opr24,xysp]
OF i4 i3 i2 i1 xb x3 x2 x1
                                   MOV.L
                                               #opr32i, (opru24, Di)
```

Linear S12 Core Reference Manual, Rev. 1.01



0F i4 i3 i2 i1 xb x3 x2 x1 MOV.L #opr32i,opr24
0F i4 i3 i2 i1 xb x3 x2 x1 MOV.L #opr32i,[opr24]

#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0	
0	0	0	1	1	1	SIZE (.B,	.W, .P, .L)	1p
	OPR POSTBYTE (for source) xb							
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)		
	`			PENDING ON A		,		
	(OP	FIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)		
				(for destination	,			xb
	`			PENDING ON A		,		
	(OP	ΓΙΟΝΑL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DE)		1
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							

Opcode	M1 object code	M2 object code	Instruction Mnemonic	M1 (Source)	Source Format for M2 (Destination) (select 1 option in this col)
	xb			#oprsxe4i,	
		xb			#oprsxe4i
	xb	xb		Dj,	Dk
	xb	ND .	<u> </u>	(opru4,xys),	
		xb		(0)141/11/2//	(opru4,xys)
	xb			(+-xy)   (xy+-)   (-s)   (s+),	
		xb			(+-xy)   (xy+-)   (-s)   (s+)
	xb			(Dj,xys),	
		xb			(Dk, xys)
	xb	xb		[Dj,xy],	[ [ [ ] ] ] ]
	xb x1	ax	<u> </u>	(oprs9,xysp),	[Dk, xy]
	AD AI	xb x1		(Opis), xysp),	(oprs9,xysp)
	xb x1			[oprs9,xysp],	
1p		xb x1	MOV.bwol		[oprs9,xysp]
41	xb x1		THO V .DWDI	opru14,	
		xb x1			opru14
	xb x2 x1	101		(opru18,Dj),	(10, DI-)
	xb x2 x1	xb x2 x1		opru18,	(opru18,Dk)
	AD AZ AI	xb x2 x1		оргато,	opru18
	xb x3 x2 x1		-	(opr24,xysp),	
		xb x3 x2 x1			(opr24,xysp)
	xb x3 x2 x1			[opr24,xysp],	
		xb x3 x2 x1			[opr24,xysp]
	xb x3 x2 x1			(opru24,Dj),	( 04 Pl)
	xb x3 x2 x1	xb x3 x2 x1	_	onx24	(opru24,Dk)
	XD X3 X2 X1	xb x3 x2 x1		opr24,	opr24
	xb x3 x2 x1	AD A3 A2 XI	-	[opr24],	OPIZI
	110 112 111	xb x3 x2 x1		1 1 /	[opr24]

Short-immediate is not appropriate for the destination of a move instruction.



SIZE - This field specifies the size of the memory value to move (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes, 3 bytes, or 4 bytes wide, depending on the size specified by SIZE or by the instruction opcode.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a short-immediate operand for the destination, is not appropriate because the move instruction cannot modify the immediate operand.

# **MULS**

# **Signed Multiply**

# **MULS**

## Operation

 $(Dj) \times (Dk) \Rightarrow Dd$ 

 $(Dj) \times IMM \Rightarrow Dd$ 

 $(Dj) \times (M) \Rightarrow Dd$ 

 $(M1) \times (M2) \Rightarrow Dd$ 

Syntax \	/ariations	Addressing Modes
MULS	Dd,Dj,Dk	REG-REG
MULS.B	Dd,Dj,#opr8i	REG-IMM1
MULS.W	Dd,Dj,#opr16i	REG-IMM2
MULS.L	Dd,Dj,#opr32i	REG-IMM4
MULS.bwl	Dd,Dj,oprmemreg	REG-OPR/1/2/3
MULS.bwp	olbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

# **Description**

Multiplies two signed two's complement operands and stores the signed two's complement result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. Both source operands and the result are interpreted as signed two's complement values.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	0	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if the signed result does not fit in the result register Dd. Cleared otherwise.

C: Cleared.



# **Detailed Instruction Formats REG-REG**

	7	6	5	4	3	2	1	0	
ſ	0	1	0	0	1	RES	ULT REGISTE	R Dd	4q
	1	0	SOUF	CE 1 REGIST	ER Dj	SOUF	RCE 2 REGIST	ER Dk	mb

4q mb MULS Dd, Dj, Dk

#### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0	
0	1	0	0	1	RES	ULT REGISTE	R D <i>d</i>	4q
1	1	SOU	RCE REGISTE	R Dj	1	IMM_SIZE (	.B, .W, -, .L)	mb
			IMMEDIA	TE DATA		•		
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED II	N SUFFIX)		
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)							
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)							

4q mb i1 MULS.B Dd, Dj, #opr8i4q mb i2 i1 MULS.W Dd, Dj, #opr16i; short-imm better for some values 4q mb i4 i3 i2 i1 MULS.L Dd, Dj, #opr32i; short-imm better for some values

#### **REG-OPR/1/2/3**

7	6 5 4 3 2 1 0									
0	0 0 1 RESULT REGISTER D <i>d</i> 4q									
1	1	SOU	RCE REGISTE	R Dj		M2_SIZE (.	B, .W, -, .L)	mb		
		•	OPR POSTB	YTE (for M2)				xb		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		1		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

MULS.bwl  $\mathrm{D}d,\mathrm{D}j,\#oprsxe4i$ 4q mb xb 4q mb xb MULS.bwl Dd, Dj, Dk ; see more efficient REG-REG version 4q mb xb MULS.bwl Dd, Dj, (opru4, xys) 4q mb xb MULS.bwl  $Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$ 4q mb xb MULS.bwl Dd, Dj, (Di, xys)4q mb xb MULS.bwl Dd, Dj, [Di, xy]4q mb xb x1 MULS.bwl Dd, Dj, (oprs9, xysp) MULS.bwl 4q mb xb x1 Dd, Dj, [oprs9, xysp] 4q mb xb x1 MULS.bwl Dd, Dj, opru14 4q mb xb x2 x1 MULS.bwl Dd, Dj, (opru18, Di) 4q mb xb x2 x1 MULS.bwl Dd, Dj, opru18 4q mb xb x3 x2 x1 MULS.bwl Dd, Dj, (opr24, xysp) 4q mb xb x3 x2 x1 MULS.bwl Dd, Dj, [opr24, xysp] MULS.bwl Dd, Dj, (opru24, Di) 4q mb xb x3 x2 x1 4q mb xb x3 x2 x1 MULS.bwl Dd, Dj, opr24 4q mb xb x3 x2 x1 MULS.bwl Dd, Dj, [opr24]

#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0	
0	1	0	0	1	RES	ULT REGISTE	R Dd	4q
1	1	M1_SIZE (.	3, .W, .P, .L)	M2_SIZE (.F	B, .W, .P, .L)	1	0	mb
	•		OPR POSTB	, ,			•	xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		
			OPR POSTB	YTE (for M2)				xb
	(OP	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)						
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DE)		
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)							

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb				(+-xy)   (xy+-)   (-s)   (s+),	
		xb				(+-xy)   (xy+-)   (-s)   (s+)
	xb				(Dj,xys),	
	1	xb				(Dk, xys)
	xb	1_			[Dj,xy],	[ D]
	xb x1	xb			(22220 2222)	[Dk, xy]
	IX UX	xb x1			(oprs9,xysp),	(onra0 man)
	xb x1	XD XI			[oprs9,xysp],	(oprs9,xysp)
	XD XI	xb x1			[Opisy, xysp],	[oprs9,xysp]
4q mb	xb x1	AD AI	MULS.bwplbwpl	Dd,	opru14,	[00137, Xy30]
	AD AI	xb x1			Opidi4,	opru14
	xb x2 x1	AD AL			(opru18,Dj),	
		xb x2 x1			(32222,25,7	(opru18,Dk)
	xb x2 x1				opru18,	( · E
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	_
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	
		xb x3 x2 x1				(opru24,Dk)
	xb x3 x2 x1				opr24,	
		xb x3 x2 x1				opr24
	xb x3 x2 x1				[opr24],	
		xb x3 x2 x1				[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Di used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the immediate operand. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1 SIZE and M2 SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1 SIZE and/or M2 SIZE specifications. When a register is specified, it determines the size and the M1 SIZE and/or M2 SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.

Linear S12 Core Reference Manual, Rev. 1.01

# MULU

# **Unsigned Multiply**

# **MULU**

### Operation

 $(Dj) \times (Dk) \Rightarrow Dd$ 

 $(Dj) \times IMM \Rightarrow Dd$ 

 $(Dj) \times (M) \Rightarrow Dd$ 

 $(M1) \times (M2) \Rightarrow Dd$ 

Syntax	Variations	Addressing Modes
MULU	Dd,Dj,Dk	REG-REG
MULU.B	Dd,Dj,#opr8i	REG-IMM1
MULU.W	Dd,Dj,#opr16i	REG-IMM2
MULU.L	Dd,Dj,#opr32i	REG-IMM4
MULU.bw	l Dd,Dj,oprmemreg	REG-OPR/1/2/3
MULU.bw	plbwplDd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

# **Description**

Multiplies two unsigned operands and stores the unsigned result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. Both source operands and the result are interpreted as unsigned values.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	0	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Set if the unsigned result does not fit in the result register Dd. Cleared otherwise.

C: Cleared.



# **Detailed Instruction Formats REG-REG**

7	6	5	4	3	2	1	0	
0	1	0	0	1	RES	R Dd	4q	
0	0	SOUF	RCE 1 REGIST	ER Dj	SOUF	RCE 2 REGIST	ER Dk	mb

4q mb MULU Dd, Dj, Dk

#### **REG-IMM1/2/4**

7	6	5	4	3	2	1	0						
0	1	0	0	1	RESULT REGISTER Dd								
0	0 1 SOURCE REGISTER Dj 1 IMM_SIZE (.B, .W, -, .L)												
	IMMEDIATE DATA												
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)												
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)												
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)												

4q mb i1 Dd, Dj, #opr8i4q mb i2 i1 MULU.W Dd, Dj, #opr16i; short-imm better for some values 4q mb i4 i3 i2 i1 MULU.L Dd, Dj, #opr32i; short-imm better for some values

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0						
0	1	0	0	1	RES	RESULT REGISTER Dd							
0	0 1 SOURCE REGISTER D <i>j</i> M2_SIZE (.B, .W, -, .L)												
	OPR POSTBYTE (for M2)												
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		1					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	DE)		1					

MULU.bwl  $\mathrm{D}d,\mathrm{D}j,\#oprsxe4i$ 4q mb xb 4q mb xb MULU.bwl Dd, Dj, Dk ; see more efficient REG-REG version 4q mb xb MULU.bwl Dd, Dj, (opru4, xys) 4q mb xb MULU.bwl  $Dd, Dj, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$ 4q mb xb MULU.bwl Dd, Dj, (Di, xys)4q mb xb MULU.bwl Dd, Dj, [Di, xy]4q mb xb x1 MULU.bwl Dd, Dj, (oprs9, xysp) MULU.bwl 4q mb xb x1 Dd, Dj, [oprs9, xysp] MULU.bwl 4q mb xb x1 Dd, Dj, opru14 4q mb xb x2 x1 MULU.bwl Dd, Dj, (opru18, Di) 4q mb xb x2 x1 MULU.bwl Dd, Dj, opru18 4q mb xb x3 x2 x1 MULU.bwl Dd, Dj, (opr24, xysp) 4q mb xb x3 x2 x1 MULU.bwl Dd, Dj, [opr24, xysp] Dd, Dj, (opru24, Di) 4q mb xb x3 x2 x1 MULU.bwl 4q mb xb x3 x2 x1 MULU.bwl Dd, Dj, opr24 4q mb xb x3 x2 x1 MULU.bwl Dd, Dj, [opr24]

#### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0				
0	0 1 0 0 1 RESULT REGISTER D <i>d</i>										
0	1	M1_SIZE (.E	3, .W, .P, .L)	M2_SIZE (.E	3, .W, .P, .L)	1	0	mb			
		•	OPR POSTB	,				xb			
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)					
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)					
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)					
			OPR POSTB	YTE (for M2)				xb			
	(OP	TIONAL ADDRI	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb		(		(opru4,xys),	
		xb				(opru4,xys)
	xb				(+-xy)   (xy+-)   (-s)   (s+),	
		xb			(+-xy)   (xy+-)   (-s)   (s+)	
	xb	_			(Dj,xys),	,
	1	xb				(Dk, xys)
	xb	1_			[Dj,xy],	[ D]
	xb x1	xb			(22220	[Dk, xy]
	XD XI	xb x1			(oprs9,xysp),	(
	xb x1	XD XI	MULU.bwplbwpl Dd		[oprs9,xysp],	(oprs9,xysp)
	XD XI	xb x1			[Opis9, xysp],	[oprs9,xysp]
4q mb	xb x1	XD XI		Dd,	opru14,	[Opisy, xysp]
	XD XI	xb x1			Opiui4,	opru14
	xb x2 x1	AD AI			(opru18, Dj),	Optura
	12 12 11	xb x2 x1			(Opidio/D)//	(opru18,Dk)
	xb x2 x1	112 112	-		opru18,	(opiuio, bii)
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1		1		(opru24,Dj),	
		xb x3 x2 x1				(opru24,Dk)
	xb x3 x2 x1				opr24,	
		xb x3 x2 x1				opr24
	xb x3 x2 x1				[opr24],	
		xb x3 x2 x1				[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Dj used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the immediate operand. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.

# **NEG**

### **Two's Complement Negate**

**NEG** 

### Operation

$$0 - (M) = \sim (M) + 1 \Rightarrow M$$

Syntax Variations	Addressing Modes
NEG.bwl oprmemreg	OPR/1/2/3

### **Description**

Replaces the content of memory location M with its two's complement. The memory operand *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The size of the memory operand M is determined by the suffix (.B=8 bit byte, .W=16 bit word, or .L=32 bit long-word). If the OPR memory addressing mode is used to specify a data register Dj, the register determines the size for the operation and the .bwl suffix is ignored. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.


#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	ı	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Set if a two's complement overflow was the result of the implied subtraction from zero. Cleared otherwise.
- C: Set if there is a borrow in the implied subtraction from zero. Cleared otherwise. Set in all cases, except when (M) = 0.

#### **Detailed Instruction Formats**

#### OPR/1/2/3



Linear S12 Core Reference Manual, Rev. 1.01



Dp xb	NEG.bwl	[Di, xy]
Dp xb x1	NEG.bwl	(oprs9,xysp)
Dp xb x1	NEG.bwl	[oprs9,xysp]
Dp xb x1	NEG.bwl	opru14
Dp xb x2 x1	NEG.bwl	(opru18,Di)
Dp xb x2 x1	NEG.bwl	opru18
Dp xb x3 x2 x1	NEG.bwl	(opr24,xysp)
Dp xb x3 x2 x1	NEG.bwl	[opr24,xysp]
Dp xb x3 x2 x1	NEG.bwl	(opru24,Di)
Dp xb x3 x2 x1	NEG.bwl	opr24
Dp xb x3 x2 x1	NEG.bwl	[opr24]

#### **Instruction Fields**

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), or 32-bit long-word (0b11) as the size of the operation.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.



**NOP** 

# **Null Operation**

**NOP** 

# Operation

No operation.

Syntax Variations	Addressing Modes
NOP	INH

# Description

This single-byte instruction increments the PC and does nothing else. No CPU registers are affected. NOP is typically used to produce a time delay, although some software disciplines discourage CPU frequency-based time delays. During debug, NOP instructions are sometimes used to temporarily replace other machine code instructions, thus disabling the replaced instruction(s).

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	٧	С	
_	_	_	_	_	_	_	_	_	_	_	_	_	_	

#### **Detailed Instruction Formats**

#### **INH**

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	1	01

01 NOP



OR

#### **Bitwise OR**

OR

# **Operation**

$$(Di) \mid (M) \Rightarrow Di$$

Synt	ax Variations	Addressing Modes
OR	Di,#oprimmsz	IMM1/2/4
OR	Di,oprmemreg	OPR/1/2/3

# **Description**

Bitwise OR register Di with a memory operand and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, operand can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

#### **Detailed Instruction Formats**

#### IMM1/2/4

7	6	5	4	3	2	1	0		
0	1	1	1	1	SD REGISTER Di				
		•	IMMEDIA	TE DATA				7	
(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)									
	((	OPTIONAL IMM	IEDIATE DATA	DEPENDING	ON SIZE OF	D <i>i</i> )			
	((	OPTIONAL IMM	IEDIATE DATA	DEPENDING	ON SIZE OF	D <i>i</i> )			
								_	

7p i1 OR Di, #opr8i ; for Di = 8-bit D0 or D1
7p i2 i1 OR Di, #opr16i ; for Di = 16-bit D2, D3, D4, or D5
7p i4 i3 i2 i1 OR Di, #opr32i ; for Di = 32-bit D6 or D7

#### OPR/1/2/3

7	6	5	4	3	2	1	0					
1	0	0	0	1		SD REGISTER I	) <i>i</i>	8q				
	OPR POSTBYTE											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	ODE)						
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MO	ODE)						
8d xp		0	R D	i,#oprsxe4i	;-1, +1, 2	2, 314, 1	5					
8d xp		0	R D	i,Dj								
8d xp		0	R D	i,(opru4,xy	s)							
8d xp		0	R D	i, { (+-xy)   (	xy+-)   (-s)	(s+)}						
8d xp		0	R D	i,(Dj,xys)								
8d xp		0	R D	i,[Dj,xy]								
8q xb x1		0	R D	i,(oprs9,xy	sp)							
8q xb x1		0	R D	i,[oprs9,xy	sp]							
8q xb x1		0	R D	i,opru14								
8q xb x2 x1		0	R D	i,(opru18,D	j)							
8q xb x2 x1		0	R D	i,opru18								
8q xb x3 x2	x1	0	R D	i,(opr24,xy	sp)							

OR

OR

OR

OR

#### **Instruction Fields**

8q xb x3 x2 x1

8q xb x3 x2 x1

8g xb x3 x2 x1

8g xb x3 x2 x1

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

Di, opr24

Di, [opr24]

Di, [opr24, xysp]

Di, (opru24, Dj)

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



# ORCC

### **Bitwise OR CCL with Immediate**

**ORCC** 

Operation

 $(CCL) \mid (M) \Rightarrow CCL$ 

# **Syntax Variations**

# **Addressing Modes**

ORCC #opr8i	IMM1
-------------	------


# **Description**

Performs a bitwise OR operation between the 8-bit immediate memory operand and the content of CCL (the low order 8 bits of the CCR). The result is stored in CCL.

When the CPU is in user state, this instruction is restricted to changing the condition codes (the flags N, Z, V, C) and cannot change the settings in the S, X, or I bits.

No software instruction can change the X bit from 0 to 1 in user or supervisor state.

#### **CCR Details**



Condition code bits are set if the corresponding bit was 1 before the operation or if the corresponding bit in the immediate mask is 1.

#### **Detailed Instruction Formats**

#### IMM<sub>1</sub>



DE i1 ORCC #opr8i

# **PSH**

## **Push Registers onto Stack**



# Operation

Push specified registers onto the stack.

```
for push mask oprregs2...
```

```
If Y specified: (SP) – 3 \Rightarrow SP; Y \Rightarrow M<sub>(SP+1)</sub>: M<sub>(SP+2)</sub>
If X specified: (SP) – 3 \Rightarrow SP; X \Rightarrow M<sub>(SP+1)</sub>: M<sub>(SP+2)</sub>: M<sub>(SP+2)</sub>
If D7 specified: (SP) -4 \Rightarrow SP; D7 \Rightarrow M_{(SP+1)}: M_{(SP+2)}: M_{(SP+3)}
If D6 specified: (SP) -4 \Rightarrow SP; D6 \Rightarrow M<sub>(SP+1)</sub>: M<sub>(SP+2)</sub>: M<sub>(SP+3)</sub>
If D5 specified: (SP) – 2 \Rightarrow SP; D5 \Rightarrow M<sub>(SP)</sub>: M<sub>(SP+1)</sub>
If D4 specified: (SP) – 2 \Rightarrow SP; D4 \Rightarrow M<sub>(SP)</sub>: M<sub>(SP+1)</sub>
or for push mask oprregs1...
If D3 specified: (SP) – 2 \Rightarrow SP; D3 \Rightarrow M<sub>(SP)</sub>: M<sub>(SP+1)</sub>
If D2 specified: (SP) -2 \Rightarrow SP; D2 \Rightarrow M<sub>(SP)</sub>: M<sub>(SP+1)</sub>
If D1 specified: (SP) – 1 \Rightarrow SP; D1 \Rightarrow M<sub>(SP)</sub>
If D0 specified: (SP) – 1 \Rightarrow SP; D0 \Rightarrow M<sub>(SP)</sub>
If CCL specified: (SP) – 1 \Rightarrow SP; CCL \Rightarrow M<sub>(SP)</sub>
If CCH specified: (SP) – 1 \Rightarrow SP; CCH \Rightarrow M<sub>(SP)</sub>
```

## **Syntax Variations**

## **Addressing Modes**

-		
PSH	oprregs1	INH
PSH	oprregs2	INH
PSH	ALL	INH
PSH	ALL16b	INH

#### **Description**

Push specified CPU registers onto stack.

There are two possible register lists (oprregs1, oprregs2) and two special cases:

- oprregs1 includes any combination of the registers CCH, CCL, D0, D1, D2, D3
- oprregs2 includes any combination of the registers D4, D5, D6, D7, X, Y
- If pb postbyte = 0x00, push all registers in the order Y,X,D7,D6,D5,D4,D3,D2,D1,D0,CCL,CCH
- If pb postbyte = 0x40, push all 4 16-bit registers in the order D5,D4,D3,D2

The registers to be pushed are encoded in an instruction postbyte (pb) which includes one mask bit for each of the registers in the list as well as a control bit that specifies which list the registers are from and whether they should be pushed or pulled. If a combination of registers includes random registers from both lists, two PSH instructions are required. Registers are pushed starting with the lowest order byte of the register that is furthest to the right in the list. The stack pointer is decremented by one for each byte that is pushed onto the stack. After the PSH instruction, SP points at the last byte that was pushed.

Linear S12 Core Reference Manual, Rev. 1.01 258 Freescale Semiconductor



### **CCR Details**

					IPL								
_	_	_	-	_	_	_	_	_	_	_	_	_	_

#### **Detailed Instruction Formats**

#### **INH**

	7	6	5	4	3	2	1	0	
	0	0	0	0	0	1	0	0	04
	0	MASK2/1	R5	R4	R3	R2	R1	R0	pb
0	4 pb		P	SH oj	prregs1				
0	4 pb		PSH		prregs2				
0	4 00		P	SH A	LL				
0	4 40		P:	SH A	I.I.16b				

## **Instruction Fields**

The MASK2/1 and R0..R5 fields specify the registers to be pushed onto the stack as listed in the table below.

MASK2/1	R5	R4	R3	R2	R1	R0
0	CCH	CCL	D0	D1	D2	D3
1	D4	D5	D6	D7	Х	Y

The R0..R5 fields are treated as a mask to determine if the associated register is to be pushed on the stack ("1") or not ("0").

The register are pushed on the stack in right-to-left sequence (the register associated with R0 is pushed first, the register associated with R5 is pushed last).

# PUL

# **Pull Registers from Stack**



# Operation

Pull specified registers from the stack.

for pull mask oprregs1...

If CCH specified:  $M_{(SP)} \Rightarrow CCH$ ;  $(SP) + 1 \Rightarrow SP$ If CCL specified:  $M_{(SP)} \Rightarrow CCL$ ;  $(SP) + 1 \Rightarrow SP$ 

If D0 specified:  $M_{(SP)} \Rightarrow D0$ ;  $(SP) + 1 \Rightarrow SP$ If D1 specified:  $M_{(SP)} \Rightarrow D1$ ;  $(SP) + 1 \Rightarrow SP$ 

If D2 specified:  $M_{(SP)}: M_{(SP+1)} \Rightarrow D2$ ;  $(SP) + 2 \Rightarrow SP$ 

If D3 specified:  $M_{(SP)}: M_{(SP+1)} \Rightarrow D3; (SP) + 2 \Rightarrow SP$ 

or for pull mask oprregs2...

If D4 specified:  $M_{(SP)}: M_{(SP+1)} \Rightarrow D4; (SP) + 2 \Rightarrow SP$ 

If D5 specified:  $M_{(SP)}: M_{(SP+1)} \Rightarrow D5$ ;  $(SP) + 2 \Rightarrow SP$ 

If D6 specified:  $M_{(SP)}$ :  $M_{(SP+1)}$ :  $M_{(SP+2)}$ :  $M_{(SP+3)} \Rightarrow D6$ ;  $(SP) + 4 \Rightarrow SP$ If D7 specified:  $M_{(SP)}$ :  $M_{(SP+1)}$ :  $M_{(SP+2)}$ :  $M_{(SP+3)} \Rightarrow D7$ ;  $(SP) + 4 \Rightarrow SP$ 

If X specified:  $M_{(SP)}$ :  $M_{(SP+1)}$ :  $M_{(SP+2)} \Rightarrow X$ ;  $(SP) + 3 \Rightarrow SP$ 

If Y specified:  $M_{(SP)}$ :  $M_{(SP+1)}$ :  $M_{(SP+2)} \Rightarrow Y$ ;  $(SP) + 3 \Rightarrow SP$ 

# **Syntax Variations**

# **Addressing Modes**

PUL	oprregs1	INH
PUL	oprregs2	INH
PUL	ALL	INH
PUL	ALL16b	INH

# **Description**

Pull specified CPU registers from stack.

There are two possible register lists (oprregs1, oprregs2) and two special cases:

- oprregs 1 includes any combination of the registers CCH, CCL, D0, D1, D2, D3
- oprregs2 includes any combination of the registers D4, D5, D6, D7, X, Y
- If pb postbyte = 0x80, pull all registers in the order CCH,CCL,D0,D1,D2,D3,D4,D5,D6,D7,X,Y
- If pb postbyte = 0xC0, pull all 4 16-bit registers in the order D2,D3,D4,D5

The registers to be pulled are encoded in an instruction postbyte which includes one mask bit for each of the registers in the list as well as a control bit that specifies which list the registers are from and whether they should be pushed or pulled. If a combination of registers includes random registers from both lists, two PUL instructions are required. Registers are pulled starting with the highest order byte of the register that is furthest to the left in the list. The stack pointer is incremented by one for each byte that is pulled from the stack. After the PUL instruction, SP points at the next higher address above the last byte that was pulled.



#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	-	_	_	-	_

If CCH or CCL are pulled, the values pulled are written directly into the CCR and the CCR details shown in the figure above do not apply. Unimplemented bits in the CCR can not be changed. In user state, only the four flag bits N, Z, V, and C can be modified. In supervisor state, any of the implemented CCR bits can be modified however the X bit can never be changed from 0 to 1 by any instruction in any mode.

#### **Detailed Instruction Formats**

#### INH

	7	6	5	4	3	2	1	0	
	0	0	0	0	0	1	0	0	04
	1	MASK2/1	R5	R4	R3	R2	R1	R0	_ pb
0	4 pb		Pi	UL O	prregs1				
0	4 pb		Pi	UL O	prregs2				
0	4 80		Pi	UL AI	LL				
0	4 C0		Pi	UL AI	LL16b				

### **Instruction Fields**

The MASK2/1 and R0..R5 fields specify the registers to be pulled from the stack as listed in the table below.

	MASK2/1	R5	R4	R3	R2	R1	R0
	0	CCH	CCL	D0	D1	D2	D3
Ī	1	D4	D5	D6	D7	Х	Υ

The R0..R5 fields are treated as a mask to determine if the associated register is to be pulled from the stack ("1") or not ("0").

The register are pulled on the stack in left-to-right sequence (the register associated with R5 is pulled first, the register associated with R0 is pulled last).



# **QMULS**

# **Signed Fractional Multiply**

# **QMULS**

## Operation

 $(Dj) \times (Dk) \Rightarrow Dd$ 

 $(D_i) \times IMM \Rightarrow Dd$ 

 $(Dj) \times (M) \Rightarrow Dd$ 

 $(M1) \times (M2) \Rightarrow Dd$ 

<b>Syntax Variation</b>	s	Addressing Modes
QMULS	$\mathtt{D}d,\mathtt{D}j,\mathtt{D}k$	REG-REG
QMULS.B	Dd,Dj,#opr8i	REG-IMM1
QMULS.W	Dd,Dj,#opr16i	REG-IMM2
QMULS.L	Dd,Dj,#opr32i	REG-IMM4
QMULS.bwl	Dd,Dj,oprmemreg	REG-OPR/1/2/3
QMULS.bwplbwpl	Dd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

## Description

Multiplies two signed fractional two's complement operands and stores the signed fractional two's complement result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2.

Both source operands and the result are interpreted as signed fractional two's complement numbers in s.7, s.15, s.23 or s.31 formats as defined in ISO-C Technical Report TR 18037. That means the MSB is interpreted as sign, the remaining 7, 15, 23 or 31 bits are interpreted as fractional portion of a fixed-point number (also known as "Q"-format).

In order to allow operands of different sizes to be multiplied, the source operands are aligned. This means that smaller operands are right-appended with zeroes to make the sizes of both operands match. This ensures the alignment of the position of the binary point of the source operands before the actual multiplication operation commences.

The content of the result register represents the most-significant portion of the actual multiplication result. Any least significant multiplication result-bits not fitting into the result register are cut-off without rounding.

If both source operands contain the representation of the minimum negative number of the fixed-point range, this operation saturates. In this case the result is the representation of the maximum positive number of the fixed-point range.



### **CCR Details**

					IPL								
_	_	-	-	_	_	_	_	_	_	Δ	Δ	Δ	0

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Set if saturation has occurred. Cleared otherwise.
- C: Cleared.

# **Detailed Instruction Formats**

#### **REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
1	0	1	1	0	RES	ULT REGISTE	R Dd	Bn
1	0	SOUF	RCE 1 REGIST	ER Dj	SOUF	RCE 2 REGIST	ER Dk	mb

1B Bn mb QMULS Dd, Dj, Dk

#### REG-IMM1/2/4

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
1	0	1	1	0	RES	ULT REGISTE		Bn			
1	1	SOU	RCE REGISTE	R Dj	1	IMM_SIZE (	.B, .W, -, .L)	mb			
	•		IMMEDIA	TE DATA							
	,				SPECIFIED IN	,					
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)					
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)										

1B Bn mb i1 QMULS.B Dd, Dj, #opr8i1B Bn mb i2 i1 QMULS.W Dd, Dj, #opr16i; short-imm better for some values 1B Bn mb i4 i3 i2 i1 QMULS.L Dd, Dj, #opr32i; short-imm better for some values



#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0				
0	0	0	1	1	0	1	1	1B			
1	1 0 1 1 0 RESULT REGISTER D <i>d</i> E										
1	1 1 SOURCE REGISTER D <i>j</i> M2_SIZE (.B, .W, -, .L) mb										
	•		OPR POSTB	YTE (for M2)				xb			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)					
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

```
1B Bn mb xb
                                  QMULS.bwl Dd,Dj,#oprsxe4i
1B Bn mb xb
                                  QMULS.bwl Dd, Dj, Dk ; see more efficient REG-REG version
1B Bn mb xb
                                  QMULS.bwl Dd,Dj,(opru4,xys)
1B Bn mb xb
                                  QMULS.bwl Dd, Dj, \{(+-xy) | (xy+-) | (-s) | (s+) \}
1B Bn mb xb
                                  QMULS.bwl Dd,Dj,(Di,xys)
1B Bn mb xb
                                  QMULS.bwl Dd,Dj,[Di,xy]
1B Bn mb xb x1
                                  QMULS.bwl Dd, Dj, (oprs9, xysp)
1B Bn mb xb x1
                                  QMULS.bwl Dd, Dj, [oprs9, xysp]
1B Bn mb xb x1
                                  QMULS.bwl Dd,Dj,opru14
1B Bn mb xb x2 x1
                                  QMULS.bwl Dd,Dj,(opru18,Di)
1B Bn mb xb x2 x1
                                  QMULS.bwl Dd,Dj,opru18
1B Bn mb xb x3 x2 x1
                                  QMULS.bwl Dd, Dj, (opr24, xysp)
1B Bn mb xb x3 x2 x1
                                  QMULS.bwl Dd, Dj, [opr24, xysp]
1B Bn mb xb x3 x2 x1
                                  QMULS.bwl Dd,Dj,(opru24,Di)
1B Bn mb xb x3 x2 x1
                                  QMULS.bwl Dd, Dj, opr24
1B Bn mb xb x3 x2 x1
                                  QMULS.bwl Dd,Dj,[opr24]
```



### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	1	1B		
1	1 0 1 1 0 RESULT REGISTER Dd									
1	1 1 M1_SIZE (.B, .W, .P, .L) M2_SIZE (.B, .W, .P, .L) 1 0 ml									
	OPR POSTBYTE (for M1)									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)				
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)				
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)				
			OPR POSTB					xb		
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)				
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)										

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb	_			(opru4,xys)
	xb	_			(+-xy)   (xy+-)   (-s)   (s+),	
	1	xb			(2)	(+-xy)   (xy+-)   (-s)   (s+)
	xb	1_			(Dj, xys),	(DI)
	xb	xb			[Dj, xy],	(Dk, xys)
	XD	xb			[DJ, XY],	[ Dk, xy]
	xb x1	XD			(oprs9,xysp),	[DK, Xy]
	AD AI	xb x1	- QMULS.bwplbwp1   I		(Opis), Aysp),	(oprs9,xysp)
	xb x1	AS AI		Dd,	[oprs9,xysp],	(Opino) (Income of the control of th
		xb x1				[oprs9,xysp]
1B Bn mb	xb x1				opru14,	
		xb x1			_	opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
		xb x3 x2 x1				[opr24,xysp]
	xb x3 x2 x1				(opru24,Dj),	(
	la22 - 1	xb x3 x2 x1			20024	(opru24,Dk)
	xb x3 x2 x1		<u>&lt;1</u>		opr24,	24
	xb x3 x2 x1	xb x3 x2 x1			[opr24],	opr24
	VN VN X7 XT	xb x3 x2 x1			[ODT 74],	[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



#### **Instruction Fields**

RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Dj used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the immediate operand. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.



# **QMULU**

# **Unsigned Fractional Multiply**

# **QMULU**

## Operation

 $(Dj) \times (Dk) \Rightarrow Dd$ 

 $(Dj) \times IMM \Rightarrow Dd$ 

 $(Dj) \times (M) \Rightarrow Dd$ 

 $(M1) \times (M2) \Rightarrow Dd$ 

<b>Syntax Variation</b>	S	Addressing Modes
QMULU	Dd,Dj,Dk	REG-REG
QMULU.B	Dd,Dj,#opr8i	REG-IMM1
QMULU.W	Dd,Dj,#opr16i	REG-IMM2
QMULU.L	Dd,Dj,#opr32i	REG-IMM4
QMULU.bwl	Dd,Dj,oprmemreg	REG-OPR/1/2/3
QMULU.bwplbwpl	Dd,oprmemreg,oprmemreg	OPR/1/2/3-OPR/1/2/3

## Description

Multiplies two unsigned operands and stores the unsigned result to register Dd. The first source operand may be a register Dj or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M1. The second source operand may be a register Dk, an 8-bit, 16-bit, or 32-bit immediate value, or an 8-bit (.B), 16-bit (.W), 24-bit (.P), or 32-bit (.L) memory operand M or M2. Both source operands and the result are interpreted as unsigned values.

Both source operands and the result are interpreted as unsigned numbers in .8, .16, .24 or .32 formats as defined in ISO-C Technical Report TR 18037. That means all 8, 16, 24 or 32 bits are interpreted as fractional portion of a fixed-point number (also known as "Q"-format).

In order to allow operands of different sizes to be multiplied, the source operands are aligned. This means that smaller operands are right-appended with zeroes to make the sizes of both operands match. This ensures the alignment of the position of the binary point of the source operands before the actual multiplication operation commences.

The content of the result register represents the most-significant portion of the actual multiplication result. Any least significant multiplication result-bits not fitting into the result register are cut-off without rounding.

#### **CCR Details**

					IPL									
_	_	_	_	_	_	_	_	-	_	Δ	Δ	0	0	

N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

C: Cleared.

# **Detailed Instruction Formats**

#### **REG-REG**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
1	0	1	1	0	RES	ULT REGISTE	R D <i>d</i>	Bn
0	0	SOUF	RCE 1 REGIST	ER Dj	SOUF	RCE 2 REGIST	ER Dk	mb

1B Bn mb QMULU Dd, Dj, Dk

#### REG-IMM1/2/4

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
1	0	1	1 1 0 RESULT REGISTE						
0	1	SOURCE REGISTER Dj 1 IMM_SIZE (.B, .W, -, .L) n							
	•		IMMEDIA	TE DATA					
	(OPTIONA	L IMMEDIATE	DATA DEPEN	DING ON SIZE	SPECIFIED IN	N SUFFIX)			
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE SPECIFIED IN SUFFIX)								

1B Bn mb i1 QMULU.B Dd, Dj, #opr8i1B Bn mb i2 i1 QMULU.W Dd, Dj, #opr16i; short-imm better for some values 1B Bn mb i4 i3 i2 i1 QMULU.L Dd, Dj, #opr32i; short-imm better for some values

#### **REG-OPR/1/2/3**

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
1	0	1	1 1 0			ULT REGISTER Dd			
0	1	SOURCE REGISTER Dj M2_SIZE (.B, .W, -, .L							
	•		OPR POSTB	YTE (for M2)				xb	
	,	TIONAL ADDR				,		1	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

1B Bn mb xb QMULU.bwl Dd,Dj,#oprsxe4i 1B Bn mb xb QMULU.bwl Dd, Dj, Dk ; see more efficient REG-REG version QMULU.bwl Dd,Dj,(opru4,xys) 1B Bn mb xb QMULU.bwl  $Dd, Dj, \{(+-xy) | (xy+-) | (-s) | (s+) \}$ 1B Bn mb xb 1B Bn mb xb QMULU.bwl Dd, Dj, (Di, xys) 1B Bn mb xb QMULU.bwl Dd, Dj, [Di, xy]1B Bn mb xb x1 QMULU.bwl Dd, Dj, (oprs9, xysp) 1B Bn mb xb x1 QMULU.bwl Dd,Dj,[oprs9,xysp]

#### Linear S12 Core Reference Manual, Rev. 1.01

### **Chapter 6 Instruction Glossary**



1B Bn	mb	хb	x1			QMULU.bwl	Dd,Dj,opru14
1B Bn	mb	хb	x2	x1		QMULU.bwl	Dd,Dj,(opru18,Di)
1B Bn	mb	хb	x2	x1		QMULU.bwl	Dd,Dj,opru18
1B Bn	mb	хb	x3	x2	x1	QMULU.bwl	Dd,Dj,(opr24,xysp)
1B Bn	mb	xb	x3	x2	x1	QMULU.bwl	Dd,Dj,[opr24,xysp]
1B Bn	mb	хb	x3	x2	x1	QMULU.bwl	Dd,Dj,(opru24,Di)
1B Bn	mb	xb	x3	x2	x1	QMULU.bwl	Dd,Dj,opr24
1B Bn	mb	xb	x3	x2	x1	QMULU.bwl	Dd,Dj,[opr24]

### OPR/1/2/3-OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
1	0	1	1	0	RES	ULT REGISTE	R Dd	Bn	
0	1	M1_SIZE (.	3, .W, .P, .L)	M2_SIZE (.E	3, .W, .P, .L)	1	0	mb	
			OPR POSTB	YTE (for M1)				xb	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)			
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MO	DE)			
			OPR POSTB	, ,				xb	
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

page 2 Opcode postbyte	M1 object code	M2 object code	Instruction Mnemonic		Source Format for M1 (select 1 option in this col)	Source Format for M2 (select 1 option in this col)
	xb				#oprsxe4i,	
		xb				#oprsxe4i
	xb				Dj,	
		xb				Dk
	xb				(opru4,xys),	
		xb				(opru4,xys)
	xb				(+-xy) (xy+-) (-s) (s+),	
	1-	xb			(Di)	(+-xy)   (xy+-)   (-s)   (s+)
	xb				(Dj, xys),	(Dis 1919)
	xb	xb			[Dj, xy],	(Dk, xys)
	XD	xb				[ Dk, xy]
	xb x1	AD			(oprs9,xysp),	
	AD AI	xb x1			(0)100/11/02//	(oprs9,xysp)
	xb x1				[oprs9,xysp],	(0220712027
4 1		xb x1	QMULU. <i>bwplbwpl</i> I	Dd,		[oprs9,xysp]
1B Bn mb	xb x1				opru14,	
		xb x1				opru14
	xb x2 x1				(opru18,Dj),	
		xb x2 x1				(opru18,Dk)
	xb x2 x1				opru18,	
		xb x2 x1				opru18
	xb x3 x2 x1				(opr24,xysp),	
		xb x3 x2 x1				(opr24,xysp)
	xb x3 x2 x1				[opr24,xysp],	
	1221	xb x3 x2 x1			( 24 Pd)	[opr24,xysp]
	xb x3 x2 x1	xb x3 x2 x1			(opru24,Dj),	(april 24 Dir)
	xb x3 x2 x1	AU X3 X4 XI			opr24,	(opru24,Dk)
	NN X3 XZ XI	xb x3 x2 x1			Op124,	opr24
	xb x3 x2 x1	AS AS AZ AI			[opr24],	02121
		xb x3 x2 x1				[opr24]

All combinations are valid although some, such as specifying a data register for both M1 and M2 can be done more efficiently using the REG-REG version of the instruction.



#### **Instruction Fields**

RESULT REGISTER- This field specifies the number of the data register Dd used for the result (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE REGISTER or SOURCE 1 REGISTER - This field specifies the number of the data register Dj used as an operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SOURCE 2 REGISTER - This field specifies the number of the data register Dk used as the second operand for the multiplication (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMM\_SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01) or 32-bit long-word (0b11) as the size of the immediate operand. The 0b10 combination is not available for the REG-IMM1/2/4 version of the instruction because those codes are used for the OPR-OPR version.

M1\_SIZE and M2\_SIZE - These fields specify the size of M1 and M2 which use the general OPR addressing mode to specify short-immediate, register, or memory operands (0b00 = 8-bit byte, 0b01 = 16-bit word, 0b10 = 24-bit pointer, and 0b11 = 32-bit long-word). When a short-immediate operand is specified, it is internally sign-extended to the size specified by the M1\_SIZE and/or M2\_SIZE specifications. When a register is specified, it determines the size and the M1\_SIZE and/or M2\_SIZE specifications are ignored.

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size specified by IMM SIZE.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand for both source operands, is less efficient than using the REG-REG version of the instruction.



ROL

# **Rotate Left Through Carry**

ROL

# Operation



## **Syntax Variations**

# **Addressing Modes**

ROL.bwpl oprmemreg	OPR/1/2/3
--------------------	-----------

# **Description**

Rotate an operand left (through the carry bit) 1 bit-position. The 8-bit byte (.B), 16-bit word (.W), 24-bit pointer (.P), or 32-bit long-word (.L) memory operand to be rotated is specified using general OPR addressing. The operand, *oprmemreg*, can be a data register, a memory operand at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The original carry bit is shifted into the LSB and the MSB is shifted out to the carry bit (C). *It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify the immediate operand.* 

#### **CCR Details**

_					IPL	_								
_	_	-	-	_	_	_	_	-	_	Δ	Δ	0	Δ	

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Cleared
- C: Set if the bit shifted out of the MSB of the operand was set before the shift, cleared otherwise.



# **Detailed Instruction Formats** OPR/1/2/3

7	6	5	4	3	2	1	0	
0	0	0	1	0	х	х	х	1n
Х	L/R=1	1	х	х	1	SIZE (.B,	.W, .P, .L)	sb
		OPR POSTBY	TE (specifes s	ource operand	to be rotated)			xb
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON	ADDRESS-MC	DDE)		1
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)								

	sb xb	ROL.bwpl ROL.bwpl	<pre>#oprsxe4i ;not appropriate for destination Di</pre>
	sb xb	-	(opru4, xys)
1n	sb xb	ROL.bwpl	$\{(+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1n	sb xb	ROL <i>.bwpl</i>	(Di, xys)
1n	sb xb	ROL.bwpl	[Di, xy]
1n	sb xb x1	ROL.bwpl	(oprs9,xysp)
1n	sb xb x1	ROL.bwpl	[oprs9,xysp]
1n	sb xb x1	ROL.bwpl	opru14
1n	sb xb x2 x1	ROL.bwpl	(opru18,Di)
1n	sb xb x2 x1	ROL.bwpl	opru18
1n	sb xb x3 x2 x1	ROL.bwpl	(opr24,xysp)
1n	sb xb x3 x2 x1	ROL.bwpl	[opr24,xysp]
1n	sb xb x3 x2 x1	ROL.bwpl	(opru24,Di)
1n	sb xb x3 x2 x1	ROL.bwp1	opr24
1n	sb xb x3 x2 x1	ROL.bwpl	[opr24]

### **Instruction Fields**

L/R - This bit selects the rotate direction, left (1) or right (0).

SIZE (.B, .W, .P, .L) - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.




ROR

# **Rotate Right Through Carry**

**ROR** 

# **Operation**



# **Syntax Variations**

# **Addressing Modes**

ROR.bwpl oprmemreg	OPR/1/2/3

# **Description**

Rotate an operand right (through the carry bit) 1 bit-position. The 8-bit byte (.B), 16-bit word (.W), 24-bit pointer (.P), or 32-bit long-word (.L) memory operand to be rotated is specified using general OPR addressing. The operand, *oprmemreg*, can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The original carry bit is shifted into the MSB and the LSB is shifted out to the carry bit (C). *It is not appropriate to specify a short-immediate operand with the OPR addressing mode because it is not possible to modify the immediate operand.* 

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	Δ

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Cleared
- C: Set if the bit shifted out of the LSB of the operand was set before the shift, cleared otherwise.



# **Detailed Instruction Formats** OPR/1/2/3

7 6 5 4 3 2 1 0												
0 0 0 1 0 x x x												
x L/R=0 1 x x 1 SIZE (.B, .W, .P, .L)												
		OPR POSTBY	TE (specifes s	ource operand	to be rotated)			xb				
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)		1				
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												

1n sb xb	ROR.bwpl	#oprsxe4i ;not appropriate for destination
1n sb xb	ROR.bwpl	Di
1n sb xb	$\mathtt{ROR}.b$ w $pl$	(opru4,xys)
1n sb xb	$\mathtt{ROR}.b$ w $pl$	$\{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1n sb xb	ROR.bwpl	(Di,xys)
1n sb xb	ROR.bwpl	[Di, xy]
1n sb xb x1	ROR.bwpl	(oprs9,xysp)
1n sb xb x1	ROR.bwpl	[oprs9,xysp]
1n sb xb x1	ROR.bwpl	opru14
1n sb xb x2 x1	ROR.bwpl	(opru18,Di)
1n sb xb x2 x1	ROR.bwpl	opru18
1n sb xb x3 x2 x1	ROR.bwpl	(opr24,xysp)
1n sb xb x3 x2 x1	ROR.bwpl	[opr24,xysp]
1n sb xb x3 x2 x1	ROR.bwpl	(opru24,Di)
1n sb xb x3 x2 x1	ROR.bwpl	opr24
1n sb xb x3 x2 x1	ROR.bwpl	[opr24]

### **Instruction Fields**

L/R - This bit selects the rotate direction, left (1) or right (0).

SIZE (.B, .W, .P, .L) - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.

# RTI

# **Return from Interrupt**



# Operation

```
M_{(SP)}: M_{(SP+1)} \Rightarrow CCH:CCL; (SP) + 2 \Rightarrow SP
```

$$M_{(SP)} \Rightarrow D0; (SP) + 1 \Rightarrow SP$$

$$M_{(SP)} \Rightarrow D1; (SP) + 1 \Rightarrow SP$$

$$M_{(SP)}: M_{(SP+1)} \Rightarrow D2; (SP) + 2 \Rightarrow SP$$

$$M_{(SP)}: M_{(SP+1)} \Rightarrow D3; (SP) + 2 \Rightarrow SP$$

$$M_{(SP)}: M_{(SP+1)} \Rightarrow D4; (SP) + 2 \Rightarrow SP$$

$$M_{(SP)}: M_{(SP+1)} \Rightarrow D5; (SP) + 2 \Rightarrow SP$$

$$M_{(SP)}$$
:  $M_{(SP+1)}$ :  $M_{(SP+2)}$ :  $M_{(SP+3)} \Rightarrow D6$ ;  $(SP) + 4 \Rightarrow SP$ 

$$M_{(SP)}$$
:  $M_{(SP+1)}$ :  $M_{(SP+2)}$ :  $M_{(SP+3)} \Rightarrow D7$ ;  $(SP) + 4 \Rightarrow SP$ 

$$M_{(SP)}: M_{(SP+1)}: M_{(SP+2)} \Rightarrow X; (SP) + 3 \Rightarrow SP$$

$$M_{(SP)}$$
:  $M_{(SP+1)}$ :  $M_{(SP+2)} \Rightarrow Y$ ;  $(SP) + 3 \Rightarrow SP$ 

$$M_{(SP)}$$
:  $M_{(SP+1)}$ :  $M_{(SP+2)} \Rightarrow PC$ ;  $(SP) + 3 \Rightarrow SP$ 

# **Syntax Variations**

# **Addressing Modes**

RTI	INH

# **Description**

Restores system context after exception processing is completed. The condition codes, data registers D0..D7, the pointer registers X and Y, and the PC (return address) are restored to a state pulled from the stack.

If another interrupt is pending when RTI has finished restoring registers from the stack, the SP is adjusted to preserve stack content, and the new vector is fetched.

#### **CCR Details**

						IPL									
-	Î	_	_	_	_	Δ	Δ	$\downarrow$	_	Δ	Δ	Δ	Δ	Δ	

CCR contents are restored from the stack. Unimplemented bits in the CCR can not be changed. Normally RTI is executed from within an interrupt service routine and the MCU is in supervisor state, however it is possible that RTI could be executed from user state due to runaway or a software error. In user state, only the four flag bits N, Z, V, and C can be modified. In supervisor state, any of the implemented CCR bits can be modified however the X bit can never be changed from 0 to 1 by any instruction in any mode.

### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
1	0	0	1	0	0	0	0	90

1B 90 RTI

#### Linear S12 Core Reference Manual, Rev. 1.01



**RTS** 

## **Return from Subroutine**

**RTS** 

**Operation** 

$$M_{(SP)}: M_{(SP+1)}: M_{(SP+2)} \Rightarrow PC; (SP) + 3 \Rightarrow SP$$

**Syntax Variations** 


**Addressing Modes** 

RTS	INH

# **Description**

Restores context at the end of a subroutine. Loads the PC with a 24-bit value pulled from the stack and updates the SP (incremented by 3). Program execution continues at the address restored from the stack.

### **CCR Details**



### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
0	0	0	0	0	1	0	1	05

05 RTS

SAT

#### **Saturate**

SAT

# Operation

 $saturated(Di) \Rightarrow Di$ 

# **Syntax Variations**

## **Addressing Modes**

SAT Di II	INH
-----------	-----

# **Description**

Replace the content of Di with its saturated value. The operand is treated as a signed value. Operation size depends on (matches) the size of Di.

This instruction uses the information left by a previous operation in the overflow (V-)-flag and the negative (N-)flag to decide whether the content of Di is replaced by a value representing the positive or the negative boundary of the signed value range defined by the size of Di.

If the overflow (V-)flag is set, the content of Di is replaced with the value as defined by the state of negative (N-)flag.

If the negative (N-)flag is set, the value written to Di is the maximum positive number of the signed value range. Otherwise (N==0) the minimum negative number of the signed value range is used.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	1	ı	_	-	_	-	ı	ı	Δ	Δ	0	-

N: Set according to the MSB of the result.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

#### **Detailed Instruction Formats**

#### INH

	7	6	5	4	3	2	1	0	
	0	0	0	1	1	0	1	1	1B
	1	0	1	0	0	S	D REGISTER	Di	An
1	B An		Si	AT D.					-

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di used for the source and destination for the operation (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).



# **SBC**

#### **Subtract with Borrow**

**SBC** 

# Operation

 $(Di) - (M) - C \Rightarrow Di$ 

Syntax	( Variations	Addressing Modes
SBC	Di,#oprimmsz	IMM1/2/4
SBC	Di,oprmemreg	OPR/1/2/3

# **Description**

Subtract with borrow from register Di and store the result to Di. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, operand be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	_	_	_	_	_	Δ	Δ	Δ	Δ	

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Cleared if the result is non-zero, unchanged otherwise to allow Z to reflect the cumulative result of an extended series if SUB and SBC instructions.
- V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.
- C: Set if there is a borrow from the MSB of the result. Cleared otherwise.

#### **Detailed Instruction Formats**

#### IMM1/2/4

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
0	1	1	1	0	S	D REGISTER I	) <i>i</i>	7p	
	IMMEDIATE DATA								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)								

 1B 7p i1
 SBC
 Di,#opr8i ; for Di = 8-bit D0 or D1

 1B 7p i2 i1
 SBC
 Di,#opr16i ; for Di = 16-bit D2, D3, D4, or D5

 1B 7p i4 i3 i2 i1
 SBC
 Di,#opr32i ; for Di = 32-bit D6 or D7

#### OPR/1/2/3

7	6	5	4	3	2	1	0		
0	0	0	1	1	0	1	1	1B	
1	0	0	0	0	S	D REGISTER I	) <i>i</i>	8n	
OPR POSTBYTE xb									
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON .	ADDRESS-MC	DE)			
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									
(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)									

8n xb	SBC	Di,#oprsxe4i ;-1, +1, 2, 314, 15
8n xb	SBC	Di,Dj
8n xb	SBC	Di,(opru4,xys)
8n xb	SBC	$Di, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
8n xb	SBC	Di,(Dj,xys)
8n xb	SBC	Di, [Dj, xy]
8n xb x1	SBC	Di,(oprs9,xysp)
8n xb x1	SBC	Di,[oprs9,xysp]
8n xb x1	SBC	Di,opru14
8n xb x2 x1	SBC	Di,(opru18,Dj)
8n xb x2 x1	SBC	Di,opru18
8n xb x3 x2 x1	SBC	Di,(opr24,xysp)
8n xb x3 x2 x1	SBC	Di,[opr24,xysp]
8n xb x3 x2 x1	SBC	Di,(opru24,Dj)
8n xb x3 x2 x1	SBC	Di,opr24
8n xb x3 x2 x1	SBC	Di,[opr24]

#### **Instruction Fields**

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register Di.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.



**SEC** 

# **Set Carry Flag**

(Translates to ORCC #\$01)

SEC

# Operation

 $1 \Rightarrow C \text{ bit}$ 

# **Syntax Variations**

# **Addressing Modes**

SEV	IMM1

# **Description**

Sets the C status bit. This instruction is assembled as ORCC #\$01. The ORCC instruction can be used to set any combination of bits in the CCL in one operation.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	-	-	_	_	1

C: Set.

### **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	1	1	1	1	0	DE
0	0	0	0	0	0	0	1	01

DE 01 SEV

SEI

# **Set Interrupt Mask**

SEI

(Translates to ORCC #\$10)

# Operation

 $1 \Rightarrow I \text{ bit}$ 

## **Syntax Variations**

# **Addressing Modes**

CFT	IMM1
SET	I I I I I I I I I I I I I I I I I I I

# **Description**

Sets the I mask bit. This instruction is assembled as ORCC #\$10. The ORCC instruction can be used to set any combination of bits in the CCL in one operation.

When the I bit is set, interrupts are disabled.

#### **CCR Details**

	С	٧	Z	N	ı	-	Х	S	IPL	-	-	-	-	U
supervisor state	_	_	_	_	1	_	_	_	_	_	_	_	_	_
user state	_	_	_	_	_	_	_	_	_	_	_	_	_	_

### **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	1	1	1	1	0	DE
0	0	0	1	0	0	0	0	10

DE 10 SEI



**SEV** 

# **Set Overflow Flag**

(Translates to ORCC #\$02)

**SEV** 

# Operation

 $1 \Rightarrow V \text{ bit}$ 

# **Syntax Variations**

# **Addressing Modes**

SEV	IMM1

# **Description**

Sets the V status bit. This instruction is assembled as ORCC #\$02. The ORCC instruction can be used to set any combination of bits in the CCL in one operation.

### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	1	_

V: Set.

### **Detailed Instruction Formats**

#### IMM1

7	6	5	4	3	2	1	0	
1	1	0	1	1	1	1	0	DE
0	0	0	0	0	0	1	0	02

DE 02 SEV





# Sign-Extend



# (smaller CPU register to a larger CPU register)

Syntax V	ariations	Addressing Modes
SEX	cpureg, cpureg	INH

# **Description**

Provided the first register is smaller than the second register, it is sign-extended and written to the second register.

If the first register is the same size or larger than the second register, an exchange operation is done. see the EXG instruction.


#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	_	_	_	_

In some cases (such as sign-extending D0 to CCW) the sign-extend instruction can cause the contents of another register to be written into the CCR so the CCR effects shown above do not apply. Unused bits in the CCR cannot be changed by any sign-extend or exchange instruction. The X interrupt mask can be cleared by an instruction in supervisor state but cannot be set (changed from 0 to 1) by any sign-extend or exchange instruction. In user state, the X and I interrupt masks cannot be changed by any sign-extend or exchange instruction.

### **Detailed Instruction Formats**

#### INH



AE eb SEX cpureg, cpureg



Table 6-2. Postbyte (eb) Coding for Sign-Extend Operations

Ö	source	D2	D3	<b>D4</b>	D2	8	Б	9G	<b>D7</b>	×	>	တ		중	J J	CCW	
destination		٥	÷	5	မှ	4-	5	-9		&	6	Ą	ф	ს	۵	ш	<u>и</u>
D2	ę	ı	D3 ⇔ D2	D4 ⇔ D2	D5 ⇔ D2	sex:D0 ⇒ D2	sex:D1 ⇒ D2	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D2	sex:CCL ⇒ D2	CCW ⇔ D2	
ි ස	7	D2 ⇔ D3	1	D4 ⇔ D3	D5 ⇔ D3	sex:D0 ⇒ D3	sex:D1 ⇒ D3	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D3	sex:CCL ⇒ D3	CCW ⇔ D3	
Б	?	D2 ⇔ D4	D3 ⇔ D4	I	D5 ⇔ D4	sex:D0 ⇒ D4	sex:D1 ⇒ D4	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D4	sex:CCL ⇒ D4	CCW ⇔ D4	
D2	ဗု	D2 ⇔ D5	D3 ⇔ D5	D4 ⇔ D5	ı	sex:D0 ⇒ D5	sex:D1 ⇒ D5	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D5	sex:CCL ⇒ D5	CCW ⇔ D5	
8	4	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	ı	D1 ⇔ D0	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		H CCH	700 \$	Big ⇔Small	
5	гè	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	D0 ⇔ D1	ı	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		SCH □	CCL	Big ⇔Small	
90	φ	sex:D2 ⇒ D6	sex:D3 ⇒ D6	sex:D4 ⇒ D6	sex:D5 ⇒ D6	sex:D0 ⇒ D6	sex:D1 ⇒ D6	ı	D7 ⇔ D6	sex:X ⇒ D6	sex:Y ⇒ D6	sex:S ⇒ D6		sex:CCH ⇒ D6	sex:CCL ⇒ D6	sex:CCW ⇒ D6	
D2		sex:D2 ⇒D7	sex:D3 ⇒D7	sex:D4 ⇒ D7	sex:D5 ⇒ D7	sex:D0 ⇒ D7	sex:D1 ⇒ D7	D6 ⇔ D7	ı	sex:X ⇒ D7	sex:Y ⇒ D7	sex:S ⇒ D7		sex:CCH ⇒ D7	sex:CCL ⇒ D7	sex:CCW ⇒ D7	
×	φ	sex:D2 ⇒ X	sex:D3 ⇒ X	sex:D4 ⇒ X	sex:D5 ⇒ X	sex:D0 ⇒ X	sex:D1 ⇒ X	Big ⇔Small	Big ⇔Small	ı	> × ↑	o ∜		sex:CCH	sex:CCL	sex:CCW ⇒ X	
<b>&gt;</b>	6	sex:D2 ⇒ Y	sex:D3 ⇒ Y	sex:D4 ⇒ Y	sex:D5 ⇒ Y	sex:D0 ⇒ Y	sex:D1 ⇒ Y	Big ⇔Small	Big ⇔Small	× <del>`</del>	1	s ↓		sex:CCH	sex:CCL ⇒ Y	sex:CCW ⇒ Y	
ဟ	<b>4</b>	sex:D2 ⇒ S	sex:D3 ⇒ S	sex:D4 ⇒ S	sex:D5 ⇒ S	sex:D0 ⇒ S	sex:D1 ⇒ S	Big ⇔Small	Big ⇔Small	× †	> <sup>↑</sup>	ı		sex:CCH ⇒ S	sex:CCL ⇒ S	sex:CCW ⇒ S	
reserved	ф																
	Ų	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	DO ⇔ CCH	D1 ⇔ CCH	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		ı	HOO ⇔	NOP	
700	Ģ	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	TOO ⇔	D1 ⇔ CCL	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CCH CCL	I	NOP	
CCW	ų	D2 ⇔CCW	D3 ⇔ CCW	D4 ⇔ CCW	D5 ⇔ CCW	sex:D0 ⇒ CCW	sex:D1 ⇒ CCW	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ CCW	sex:CCL ⇒ CCW	1	
	4																I
FX G Rig S	.llem	Small regi	FXG Bin Small: Small renister nets low part of		n renister	Big register Big register gets sign-extended Small register. These cases are not expected to be useful in application programs	date cion-	S papuatve	mall registe	r These	ne ac ara	t paragraph	4	ne di lufoo	n lination pr	0000000	

EXG Big, Small: Small register gets low part of Big register, Big register gets sign-extended Small register. These cases are not expected to be useful in application programs. EXG CCW, CCH and EXG CCW, CCL are ambiguous cases so CCW is not changed (equivalent to NOP)

285



# SPARE

# Unimplemented Page1 Opcode Trap

# SPARE

## Operation

```
 \begin{aligned} &(SP) - 3 \Rightarrow SP; \ RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \ Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \ X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 4 \Rightarrow SP; \ D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 4 \Rightarrow SP; \ D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 2 \Rightarrow SP; \ D5 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D4 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D3 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D2 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; \ D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \ D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \ D0 \Rightarrow M_{(SP)} \\ &(SP) - 2 \Rightarrow SP; \ CCH:CCL \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &0 \Rightarrow U; \ 1 \Rightarrow I; \ (Page 1 \ TRAP \ Vector) \Rightarrow PC \end{aligned}
```

## **Syntax Variations**

## **Addressing Modes**

not a user instruction	-
------------------------	---

# Description

This instruction mnemonic is used as a placeholder for the unimplemented opcodes on page 1 of the opcode map. If any of these unimplemented opcodes is encountered in an application program, the CPU context is saved on the stack as in an SWI instruction and program execution continues at the address specified in the Page1 TRAP Vector.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
0	_	_	_	_	_	_	_	_	1	-	_	_	_	

U: Cleared.

I: Set.

#### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	1	1	EF

At this time, the one unimplemented opcode on Page 1 of the opcode map are 0xEF. It is expected that some of these codes will be used for additional instructions in the final version of this instruction set.



ST

#### **Store**

(Di, X, Y, or SP)

ST

## Operation

 $(Di) \Rightarrow M$ 

 $(X) \Rightarrow M$ 

 $(Y) \Rightarrow M$ 

 $(SP) \Rightarrow M$ 

Synta	ax Variations	Addressing Modes
ST	Di,opr24a	EXT (24-bit address)
ST	Di,oprmemreg	OPR/1/2/3
ST	xy,opr24a	EXT (24-bit address)
ST	xy,oprmemreg	OPR/1/2/3
ST	S,oprmemreg	OPR/1/2/3

# **Description**

Store a register Di, X, Y, or SP to a memory location. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand the same size as Di, X, Y, or SP at a 14-18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. There are also efficient 24-bit extended addressing mode versions of the instructions to store Di, X or Y. It is inappropriate to specify a short immediate operand using the OPR addressing mode for this instruction because it is not possible to modify the immediate operand.

#### **CCR Details**

U	-	-	-	-	IPL	S	Х	-	ı	N	Z	V	С
_	_	_	_	_	_	_	_	_	_	Δ	Δ	0	_


N: Set if the MSB of the result is set. Cleared otherwise.

Z: Set if the result is zero. Cleared otherwise.

V: Cleared.

#### **Detailed Instruction Formats**

### EXT (Di)



Dn a3 a2 a1

ST

Di, opr24a

# OPR/1/2/3 (Di)

Cp xb x1

Cp xb x1

Cp xb x2 x1

Cp xb x2 x1

Cp xb x3 x2 x1

7	6	5	4	3	2	1	0	
1	1	0	0	0		REGISTER		_  '
	(OD	TIONAL ADDRES	OPR POS		ADDDESS M	ODE)		
		TIONAL ADDRES						
		TIONAL ADDRES						
1	, -					,		_
1 xb		ST			;not appro	opriate for a	a destinat	:10
1 xb		ST		i,Dj : (1	>			
ı xb		ST		i,(opru4,xy		1 (~. ) )		
xb		ST		•	xy+-)   (-s)	(S+) }		
ı xb		ST		i,(Dj,xys)				
xb		ST		i,[Dj,xy]	\			
xb x1		ST		i,(oprs9,xy				
xb x1		ST		i,[oprs9,xy	sp]			
xb x1		ST		i,opru14	\_\			
xb x2 x1 xb x2 x1		ST		i,(opru18,I	י ני			
		ST		i,opru18	\			
xb x3 x2 x1		ST		i,(opr24,xy				
xb x3 x2 x1		ST		i,[opr24,xy				
xb x3 x2 x1		ST		i,(opru24,I	( בי			
xb x3 x2 x1		ST		i,opr24				
xb x3 x2 x1		ST	Di	i,[opr24]				
(T (X or Y)								
7	6	5	4	3	2	1	0	
1	1	0	1	1	0	0	Y/X	
			ADDRES					
			ADDRES					
			ADDRE	SS[7:0]				
a3 a2 a1		ST	X	,opr24a				
PR/1/2/3 (X or Y)								
7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	Y/X	
·			OPR PO					
		TIONAL ADDRES						
		TIONAL ADDRES						
	(0P	TIONAL ADDRES				-		
xb		ST			;not appro	opriate for a	a destinat	cio
o xb		ST		/,Dj				
xb		ST		, (opru4, xy				
xb		ST		•	<i>xy+-</i> )   ( <i>-s</i> )	(s+)}		
1		ST	rx.	r (Di 3535G)				
xb				, (Dj, xys)				
xb xb xb x1		ST ST	X	/,(Dj,xys) /,[Dj,xy] /,(oprs9,xy				

Linear S12 Core Reference Manual, Rev. 1.01

xy,[oprs9,xysp]

xy,(opru18,Dj)

xy, (opr24, xysp)

xy,opru14

xy,opru18

ST

ST

ST

ST

ST



Cp xb x	x3 x2	x1	ST	xy,[opr24,xysp]
Cp xb z	x3 x2	x1	ST	xy,(opru24,Dj)
Cp xb x	x3 x2	x1	ST	xy,opr24
Cp xb z	x3 x2	x1	ST	xy,[opr24]

#### OPR/1/2/3 (SP)

7	6	5	4	3	2	1	0					
0	0	0	1	1	1B							
0	0	0	0	0	0	0	1	01				
OPR POSTBYTE												
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)											

1D 01b	CITI	O Hammanadi unah ammanadaha Esma dashirahian
1B 01 xb	ST	S,#oprsxe4i; not appropriate for a destination
1B 01 xb	ST	S,Dj ;suggest using more efficient TFR
1B 01 xb	ST	S,(opru4,xys)
1B 01 xb	ST	$S, \{ (+-xy) \mid (xy+-) \mid (-s) \mid (s+) \}$
1B 01 xb	ST	S,( <i>Dj,xys</i> )
1B 01 xb	ST	S,[ <i>Dj</i> , <i>xy</i> ]
1B 01 xb x1	ST	S,(oprs9,xysp)
1B 01 xb x1	ST	S,[oprs9,xysp]
1B 01 xb x1	ST	S,opru14
1B 01 xb x2 x1	ST	S,(opru18,Dj)
1B 01 xb x2 x1	ST	S,opru18
1B 01 xb x3 x2 x1	ST	S,(opr24,xysp)
1B 01 xb x3 x2 x1	ST	S,[opr24,xysp]
1B 01 xb x3 x2 x1	ST	S,(opru24,Dj)
1B 01 xb x3 x2 x1	ST	S,opr24
1B 01 xb x3 x2 x1	ST	S,[opr24]

#### **Instruction Fields**

REGISTER - This field specifies the number of the data register Di which is used as the source register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

Y/X - This field selects either the X index register or the Y index register.

ADDRESS - This field is used for address bits used for extended addressing mode.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. *The short-immediate variation is not appropriate for a store instruction*.



# **STOP**

### **Stop Processing**

STOP

(if enabled by S bit in CCR = 0)

#### Operation

If S bit =1, treat STOP as a NOP; else if S=0;

$$(SP) - 3 \Rightarrow SP; RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)}$$

$$(SP) - 3 \Rightarrow SP; Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)}$$

$$(SP) - 3 \Rightarrow SP; X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)}$$

$$(SP) - 4 \Rightarrow SP; D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)}$$

$$(SP) - 4 \Rightarrow SP; D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)}$$

$$(SP) - 2 \Rightarrow SP; D5 \Rightarrow M_{(SP)} : M_{(SP+1)}$$

$$(SP) - 2 \Rightarrow SP; D4 \Rightarrow M_{(SP)}: M_{(SP+1)}$$

$$(SP) - 2 \Rightarrow SP; D3 \Rightarrow M_{(SP)} : M_{(SP+1)}$$

$$(SP) - 2 \Rightarrow SP; D2 \Rightarrow M_{(SP)} : M_{(SP+1)}$$

$$(SP) - 1 \Rightarrow SP; D1 \Rightarrow M_{(SP)}$$

$$(SP) - 1 \Rightarrow SP; D0 \Rightarrow M_{(SP)}$$

$$(SP) - 2 \Rightarrow SP; CCW \Rightarrow M_{(SP)} : M_{(SP+1)}$$

Stop system clocks

Complete instruction and resume processing at next reset or enabled interrupt.

Syntax Variations	Addressing Modes
STOP	INH

#### **Description**

If the CPU is in user state or if the S control bit in the CCR is set, STOP acts like a NOP instruction. If the CPU is in supervisor state and the S bit is cleared, STOP stacks the CPU context, stops system clocks, and puts the device in a standby mode. Standby operation minimizes system power consumption. The contents of registers and the states of I/O pins remain unchanged.

Asserting RESET, XIRQ, or IRQ signals (if enabled) ends the standby mode. Stacking on entry to STOP allows the CPU to recover quickly when an interrupt is used, provided a stable clock is present.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	٧	С	
_	_	_	_	_	_	_	_	-	-	_	-	_	_	

#### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	0	1	0	1	05

1B 05 STOP

Linear S12 Core Reference Manual, Rev. 1.01



# **SUB**

#### **Subtract without Borrow**



#### Operation

$$(Di) - (M) \Rightarrow Di$$

$$(X) - (Y) \Rightarrow D6$$

$$(Y) - (X) \Rightarrow D6$$

Synta	x Variations	Addressing Modes
SUB	Di,#oprimmsz	IMM1/2/4
SUB	Di,oprmemreg	OPR/1/2/3
SUB	D6, X, Y	INH
SUB	D6,Y,X	INH

#### **Description**

Subtract without borrow from register Di and store the result to Di, or Subtract X–Y or Y–X and store the result to D6. When the operand is an immediate value, it has the same size as register Di. In the case of the general OPR addressing operand, *oprmemreg* can be a sign-extended immediate value (-1, 1, 2, 3..14, 15), a data register, a memory operand the same size as Di at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode.

In the case of SUB D6,X,Y or SUB D6,Y,X source operands X and Y are treated as unsigned and the result is a signed long int.


#### **CCR Details**

U	-	-	-	-	IPL	S	Х	-	I	N	Z	V	С
_	_	_	-	-	_	_	_	_	_	Δ	Δ	Δ	Δ

- N: Set if the MSB of the result is set. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V: Set if a two's complement overflow resulted from the operation. Cleared otherwise.
- C: Set if there is a borrow from the MSB of the result. Cleared otherwise.

#### **Detailed Instruction Formats**

#### INH



Linear S12 Core Reference Manual, Rev. 1.01

#### IMM1/2/4

7	6	5	4	3	2	1	0							
0	1	1	1	0		SD REGISTER Di	7p	,						
				ATE DATA										
	,	OPTIONAL IMM				•								
	(OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)  (OPTIONAL IMMEDIATE DATA DEPENDING ON SIZE OF Di)													
	(	OPTIONAL IMM	EDIATE DAT	A DEPENDING	ON SIZE O	F D <i>i</i> )								
7p i1		St	JB i	Di,#opr8i ;f	or Di = 8	-bit D0 or D1								
7p i2 i1		St	JB i	Di,#opr16i ;	for Di =	16-bit D2, D3,	D4, or D5							
7p i4 i3 i2	i1	St	JB 1	Di,#opr32i ;	for Di =	32-bit D6 or D7	7							
OPR/1/2/3														
7	6	5	4	3	2	1	0							
1	0	0	0	0		SD REGISTER Di	8n	i						
				DSTBYTE			xb	,						
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)													
8n xb		St	JB I	Di,#oprsxe4i	; -1, +1,	2, 314, 15								
8n xb		SU	JB I	Di,Dj										
8n xb		St	JB I	Di,(opru4,xy	s)									
8n xb		St	JB I	$Di,\{(+-xy)\mid ($	xy+-)   (-s	(s+)   (s+) }								
8n xb				Di,(Dj,xys)										
8n xb				Di, [Dj, xy]										
8n xb x1				Di,(oprs9,xy	-									
8n xb x1				Di,[oprs9,xy	sp]									
8n xb x1				Di,opru14	-45									
8n xb x2 x1 8n xb x2 x1				Di,(opru18,D	( כ'									
8n xb x2 x1 8n xb x3 x2	<del></del> 1			Di,opru18 Di,(opr24,xy	·an)									
8n xb x3 x2				Di,(opr24,xy Di,[opr24,xy	-									
8n xb x3 x2				Di,[Opi24,xy Di,(opru24,D										
8n xb x3 x2				Di,(Opraz4,D Di,opr24	<i>)</i>									
112 112 112		50		,										

#### **Instruction Fields**

8n xb x3 x2 x1

SD REGISTER Di - This field specifies the number of the data register Di which is used as a source operand and for the destination register (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

Di, [opr24]

IMMEDIATE and OPTIONAL IMMEDIATE DATA - These fields contain the immediate operand. This operand is either 1 byte, 2 bytes or 4 bytes wide, depending on the size of the register D*i*.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14- 18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location.

SUB

292 Freescale Semiconductor

Linear S12 Core Reference Manual, Rev. 1.01



# SWI

#### **Software Interrupt**



#### Operation

```
 \begin{aligned} &(SP) - 3 \Rightarrow SP; \ RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \ Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \ X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 4 \Rightarrow SP; \ D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 4 \Rightarrow SP; \ D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 2 \Rightarrow SP; \ D5 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D4 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D3 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \ D2 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; \ D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \ D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \ D0 \Rightarrow M_{(SP)} \\ &(SP) - 2 \Rightarrow SP; \ CCH:CCL \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &0 \Rightarrow U; \ 1 \Rightarrow I; \ (SWI \ vector) \Rightarrow PC \end{aligned}
```


Syntax Variations	Addressing Modes
SWI	INH

#### Description

Causes an interrupt without an external interrupt service request. Uses the address of the next instruction after the SWI as a return address. Stacks the CPU context, then sets the I mask and clears the U bit to change to supervisor state. SWI is not affected by the state of the I interrupt mask (SWI interrupts cannot be blocked by the interrupt mask).

Because the opcode for SWI is 0xFF, if the CPU encounters an uninitialized area of memory that reads 0xFF, an SWI instruction will be performed.


#### **CCR Details**



U: Cleared.

I: Set.

#### **Detailed Instruction Format**



Linear S12 Core Reference Manual, Rev. 1.01



# SYS

#### System Call Software Interrupt



#### Operation

```
\begin{split} &(SP) - 3 \Rightarrow SP; \, RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 4 \Rightarrow SP; \, D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 4 \Rightarrow SP; \, D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 2 \Rightarrow SP; \, D5 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D4 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D3 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D2 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; \, D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \, D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \, D0 \Rightarrow M_{(SP)} \\ &(SP) - 2 \Rightarrow SP; \, CCH:CCL \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &0 \Rightarrow U; \, 1 \Rightarrow I; \, (SYS \, vector) \Rightarrow PC \end{split}
```

Syntax Variations	Addressing Modes
SYS	INH

#### **Description**

Enter System operating state. Similar to SWI except the SYS Vector is used instead of the SWI vector. Uses the address of the next instruction after the SYS as a return address. Stacks the CPU context, then sets the I mask and clears the U bit to change to supervisor state. SYS is not affected by the state of the I interrupt mask (SYS interrupts cannot be blocked by the interrupt mask).

#### **CCR Details**

					IPL									
0	_	_	_	_	_	_	_	_	1	_	_	_	_	

U: Cleared.

I: Set.

#### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	0	1	1	1	07

1B 07 SYS



# **TBcc**

#### **Test and Branch**

**TBcc** 

#### Operation

 $(Di) - 0 \Rightarrow Di$ ; then Branch if (condition) true

 $(X) - 0 \Rightarrow X$ ; then Branch if (condition) true

 $(Y) - 0 \Rightarrow Y$ ; then Branch if (condition) true

 $(M) - 0 \Rightarrow Y$ ; then Branch if (condition) true

Condition may be...

NE (Z=0), EQ (Z=1), PL (N=0), MI (N=1), GT (Z | N=0), or LE (Z | N=1)

#### **Syntax Variations**

#### **Addressing Modes**

-		<del>_</del>
TBcc	Di,oprdest	REG-REL
TBcc	X,oprdest	REG-REL
TBcc	Y,oprdest	REG-REL
TBcc.b	wploprmemreg,oprdest	OPR/1/2/3-REL

#### Description

Test the operand (internally determining the N and Z conditions but not modifying the CCR) then branch if the specified condition is true. The condition (cc) can be NE (not equal), EQ (equal), PL (plus), MI (minus), GT (greater than), or LE (less than or equal). The operand may be one of the eight data registers, index register X, index register Y, or an 8-, 16-, 24-, or 32-bit memory operand. In the case of the general OPR addressing operand, *oprmemreg* can be a data register, a memory operand at a 14- 18- or 24-bit extended address, or a memory operand that is addressed with indexed or indirect addressing mode. The relative offset for the branch can be either 7 bits (-64 to +63) or 15 bits  $(\sim +/-16\text{K})$  displacement from the TBcc opcode location.

#### **CCR Details**

U	-	-	-	-	IPL	S	X	-	I	N	Z	V	С	
_	_	_	_	_	-	_	_	_	_	_	_	_	_	

#### **Detailed Instruction Formats**

#### REG-REL (Di)

7	6	5	4	3	2	1	0			
0	0	0	0	1	1	0	1	0B		
0	CC (NE	,EQ,PL,MI,GT	,LE,-,-)	0	REGISTER Di					
REL_SIZE	7 bit DISPLAC	CEMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (F	REL_SIZE==1)	rb		
0 CC (NE,EQ,PL,MI,GT,LE,-,-) 0 REGISTER Di										

0B lb rb TBcc Di,oprdest; destination within -64..+63 (7-bit)
0B lb rb r1 TBcc Di,oprdest; destination within ~+/-16k (15-bit)

#### REG-REL (X, Y)

	7	6	5	4	3	2	1	0				
ſ	0	0	0	0	1	1	0	1	0B			
Ī	0	CC (NE	,EQ,PL,MI,GT	,LE,-,-)	1	0	don't care	Y/X	lb			
Ī	REL_SIZE	7 bit DISPLAC	CEMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	EL_SIZE==1)	rb			
	REL_SIZE   7 bit DISPLACEMENT (REL_SIZE==0) or high-order 7 bits of 15 bit DISPLACEMENT (REL_SIZE==1)   rb   Optional low-order 8 bits of 15-bit DISPLACEMENT (REL_SIZE==1)   r1											

OB lb rb	TBcc	X,oprdest	;destination	within	-64+63	(7-bit)
0B lb rb r1	TBcc	X,oprdest	;destination	within	~+/-16k	(15-bit)
OB lb rb	TBcc	Y,oprdest	;destination	within	-64+63	(7-bit)
0B lb rb r1	TBcc	Y.oprdest	:destination	wit.hin	~+/-16k	(15-bit)

#### **OPR/1/2/3-REL**

7	6	5	4	3	2	1	0						
0	0	0	0	1	1	0	1	0B					
0	0 CC (NE,EQ,PL,MI,GT,LE,-,-) 1 1 SIZE (.B, .W, .P, .L)												
0   CC (NE,EQ,PL,MI,GT,LE,-,-)   1   1   SIZE (.B, .W, .P, .L)   lb   xb													
	(OPTIONAL ADDRESS-BYTE DEPENDING ON ADDRESS-MODE)												
	,			PENDING ON A		,		1					
	(OP	TIONAL ADDR	ESS-BYTE DE	PENDING ON A	ADDRESS-MC	DDE)		1					
REL_SIZE	7 bit DISPLAC	EMENT (REL	_SIZE==0) or h	igh-order 7 bits	of 15 bit DISP	LACEMENT (R	REL_SIZE==1)	rb					
	Optio	onal low-order	8 bits of 15-bit l	DISPLACEMEN	NT (REL_SIZE:	==1)		r1					

```
OB lb xb rb
                                  TBcc.bwpl
                                              #oprsxe4i,oprdest
0B lb xb rb r1
                                  TBcc.bwpl
                                              #oprsxe4i,oprdest
OB lb xb rb
                                  TBcc.bwpl
                                              Di, oprdest ; see efficient REG-REL version
0B lb xb rb r1
                                  TBcc.bwpl
                                              Di, oprdest ; see efficient REG-REL version
0B lb xb rb
                                  TBcc.bwpl
                                              (opru4, xys), oprdest; (7-bit)
0B lb xb rb r1
                                  TBcc.bwpl
                                              (opru4,xys),oprdest;(15-bit)
OB lb xb rb
                                  TBcc.bwpl
                                              \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, oprdest; (7-bit)
0B lb xb rb r1
                                  TBcc.bwpl
                                              \{(+-xy) \mid (xy+-) \mid (-s) \mid (s+)\}, oprdest; (15-bit)
0B lb xb rb
                                  TBcc.bwpl
                                              (Di,xys), oprdest; (7-bit)
0B lb xb rb r1
                                  TBcc.bwpl
                                              (Di, xys), oprdest; (15-bit)
0B lb xb rb
                                  TBcc.bwpl
                                              [Di,xy], oprdest; (7-bit)
0B lb xb rb r1
                                  TBcc.bwpl
                                              [Di,xy], oprdest; (15-bit)
0B lb xb x1 rb
                                              (oprs9, xysp), oprdest; (7-bit)
                                  TBcc.bwpl
0B lb xb x1 rb r1
                                  TBcc.bwpl
                                              (oprs9, xysp), oprdest; (15-bit)
0B lb xb x1 rb
                                  TBcc.bwpl
                                              [oprs9,xysp],oprdest;(7-bit)
0B lb xb x1 rb r1
                                  TBcc.bwpl
                                              [oprs9,xysp],oprdest;(15-bit)
OB lb xb x1 rb
                                  TBcc.bwpl
                                              opru14, oprdest; (7-bit)
0B lb xb x1 rb r1
                                  TBcc.bwpl
                                              opru14,oprdest ;(15-bit)
0B lb xb x2 x1 rb
                                  TBcc.bwpl
                                              (opru18, Di), oprdest; (7-bit)
0B lb xb x2 x1 rb r1
                                  TBcc.bwpl
                                              (opru18,Di),oprdest; (15-bit)
0B lb xb x2 x1 rb
                                  TBcc.bwpl
                                              opru18,oprdest ; (7-bit)
0B lb xb x2 x1 rb r1
                                  TBcc.bwpl
                                              opru18, oprdest; (15-bit)
0B lb xb x3 x2 x1 rb
                                  TBcc.bwpl
                                              (opr24, xysp), oprdest; (7-bit)
0B lb xb x3 x2 x1 rb r1
                                  TBcc.bwpl
                                              (opr24, xysp), oprdest; (15-bit)
0B lb xb x3 x2 x1 rb
                                  TBcc.bwpl
                                              [opr24,xysp],oprdest;(7-bit)
0B lb xb x3 x2 x1 rb r1
                                  TBcc.bwpl
                                              [opr24,xysp],oprdest;(15-bit)
0B lb xb x3 x2 x1 rb
                                  TBcc.bwpl
                                              (opru24, Di), oprdest; (7-bit)
0B lb xb x3 x2 x1 rb r1
                                  TBcc.bwpl
                                              (opru24, Di), oprdest; (15-bit)
OB lb xb x3 x2 x1 rb
                                  TBcc.bwpl
                                              opr24, oprdest; (7-bit)
0B lb xb x3 x2 x1 rb r1
                                  TBcc.bwpl
                                              opr24, oprdest; (15-bit)
```

Linear S12 Core Reference Manual, Rev. 1.01



0B	lb x	b x3	x2	x1	rb		$\mathtt{TBcc.}\mathit{bwpl}$	[ <i>opr24</i> ]	,oprdest	;(7-bit)
0В	lb x	b x3	x2	x1	rb	r1	TBcc.bwpl	[opr24]	, oprdest	;(15-bit)

#### Instruction Fields

CC - This field specifies the condition for the branch according to the table below:

Test	Mnemonic	Condition	Boolean
NE; r≠0	TBNE	000	Z = 0
EQ; r=0	TBEQ	001	Z = 1
PL; r≥0	TBPL	010	N = 0
MI; r<0	TBMI	011	N = 1
GT; r>0	TBGT	100	Z   N = 0
LE; r≤0	TBLE	101	Z   N = 1
reserved (Test a		110	_
Never	)	111	_

REGISTER - This field specifies the number of the data register Di which is used as the source operand (0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7).

SIZE - This field specifies 8-bit byte (0b00), 16-bit word (0b01), 24-bit pointer (0b10) or 32-bit long-word (0b11) as the size of the operation.

Y/X - This field specifies either index register X(0) or index register Y(1) as the source operand.

OPR POSTBYTE and the associated 0, 1, 2, or 3 optional extension byte(s) specify an operand according to the rules for the xb postbyte. This operand may be a short-immediate value, a data register, a 14-18- or 24-bit extended memory address, or an indexed or indexed-indirect memory location. Using OPR addressing mode to specify a register operand, performs the same function as the REG-REL versions but is less efficient.

REL\_SIZE - This field specifies the size of the DISPLACEMENT 0=7-bit; 1=15=bit. DISPLACEMENT - This field specifies the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.



# **TFR**

#### **Transfer Register Contents**



Syntax V	ariations	Addressing Modes
TFR	cpureg, cpureg	INH

#### **Description**

Transfer (copy) the contents of one CPU register to another CPU register.

If both registers are the same size, a direct transfer is performed.

If the first register is larger than the second register, only the low portion is transferred (truncate).

If the first register is smaller than the second register, it is zero-extended and written to the second register.


#### **CCR Details**

_					IPL	_							_
_	-	_	_	_	_	_	_	_	-	1	-	-	_

In some cases (such as transferring D0 to CCL) the transfer instruction can cause the contents of another register to be written into the CCR so the CCR effects shown above do not apply. Unused bits in the CCR cannot be changed by any transfer instruction. The X interrupt mask can be cleared by an instruction in supervisor state but cannot be set (changed from 0 to 1) by any transfer instruction. In user state, the X and I interrupt masks cannot be changed by any transfer instruction.

#### **Detailed Instruction Formats**

#### INH



9E tb TFR cpureg, cpureg



Table 6-3. Transfer Postbyte (tb) Coding Map

	Table 6-3. Transfer Postbyte (tb) Coding Map																
	ш																-
CCW	ш	CCW ⇒ D2	CCW ⇒ D3	CCW ⇒ D4	CCW ⇒ D5	CCL ⇒ D0	CCL ⇒ D1	0000:CCW ⇒ D6	0000:CCW ⇒ D7	00:CCW ⇒ X	00:CCW ⇒ Y	00:CCW ⇒ S		HOO ←	700 ←	_	
CCL	۵	00:CCL ⇒ D2	00:CCL ⇒ D3	00:CCL ⇒ D4	00:CCL ⇒ D5	CCL ↑ D0	CCL	000000:CCL ⇒ D6	000000:CCL ⇒ D7	00000:CCL ⇒ X	00000:CCL ⇒ Y	00000:CCL ⇒ S		HOO ←	ı	00:CCL ⇒ CCW	
SCH	ს	00:CCH ⇒ D2	00:CCH ⇒ D3	00:CCH ⇒ D4	00:CCH ⇒ D5	CCH ↑ D0	CCH	000000:CCH 000000:CCL ⇒ D6 ⇒ D6	000000:CCH 000000:CCL 0000:CCW $\Rightarrow$ D7 $\Rightarrow$ D7 $\Rightarrow$ D7	0000:CCH ⇒ X	0000:CCH ⇒ Y	0000:CCH ⇒ S		1	CCH CCH	00:CCH ⇒ CCW	
1	<u>—</u>							0	0								
S	Ą	SL ⇒ D2	SL ⇒ D3	SL ⇒ D4	SL ⇒ D5	SL DO	SL ⇒ D1	00:SP ⇒ D6	00:SP ⇒ D7	o <sup>×</sup>	o ↑	I		SL ⇒ CCH	SL ⇒ CCL	SL ⇒ CCW	
>	ტ	۲L ⇒ D2	ΥΓ ↑ D3	ΥL ⇒ D4	YL ⇒ D5	\ \ \ \ \ \ \	Υ <sub></sub>	00:Y ⇒ D6	00:Y ⇒ D7	> ×	ı	> ↑ ↑		√L ∀CCH	700 <del>↑</del>	YL ⇒ CCW	
×	ф	XL ⇒ D2	X ↑ D3	X D4	XL ⇒ D5	7 ° ∩	Ä D D D	00:X ⇒ D6	00:X ⇒ D7	ı	× <del>`</del>	× ↑		X ↑	Z X ↑	XL ⇒ CCW	
D2	<u>~</u>	D7L ⇒ D2	D7L ⇒ D3	D7L ⇒ D4	D7L ⇒ D5	D7L ⇒ D0	D7L ⇒ D1	D7 ⇒ D6	ı	D7L ⇒ X	D7L ⇒ Y	D7L ⇒ S		D7L ⇒ CCH	D7L ⇒ CCL	D7L ⇒ CCW	
90	4	D6L ⇒ D2	D6L ⇒ D3	D6L ⇒ D4	D6L ⇒ D5	D6L → D0	D6L ⇒ D1	I	D6 ⇒ D7	D6L ⇒ X	D6L	D6L ⇒ S		DeL ⇒ CCH	TDO ←	D6L ⇒ CCW	
ы	ιķ	00:D1 ⇒ D2	00:D1	00:D1	00:D1 ⇒ D5	D ↑	1	000000:D1 ⇒ D6	000000:D1 ⇒ D7	0000:D1 ⇒ X	0000:D1 ⇒ Y	0000:D1 ⇒ S		D1 ⇒ CCH	D1 ⇒ CLL	00:D1 ⇒ CCW	
8	4	00:D0 ⇒ D2	00:D0	00:D0	00:D0	ı	D0 ↑ D1	0000000:D0 ⇒ D6	0000000:D0 ⇒ D7	0000:D0	0000:D0	0000:D0		DO ↑	20 ↑	00:D0 ⇒ CCW	
D2	ф.	D5 ⇒ D2	D5 ⇒ D3	D5 ⇒ D4	I	D5L ⇒ D0	D5L ⇒ D1	0000:D5 ⇒ D6	00000:D5 ⇒ D7	00:D5 ⇒ X	00:D5 ⇒ Y	00:D5 ⇒ S		D5L ⇒ CCH	D5L ⇒CCL	D5 ⇒ CCW	
<b>D</b> 4	4	D4 ⇒ D2	D4 ⇒ D3	I	D4 ⇒ D5	D4L ⇒ D0	D4L ⇒ D1			00:D4 ⇒ X	00:D4 ⇒ Y	00:D4 ⇒ S		D4L ⇒ CCH	D4L ⇒ CCL	D4 ⇒ CCW	
23	÷	D3 ⇒ D2	I	D3 ⇒ D4	D3 ⇒ D5	D3L ⇒ D0	D3L ⇒ D1		_	00:D3 ⇒ ×	00:D3 → Y	00:D3 ⇒ S		D3L ⇒ CCH	D3L ⇒ CCL	D3 ⇒ CCW	
D2	٥	ı	D2 ⇒ D3	D2 ⇒ D4	D2 ⇒ D5	D2L ⇒ D0	D2L ⇒ D1		QI.	00:D2 ⇒ X	00:D2 ⇒ Y	00:D2 ⇒ S		D2L ⇒ CCH	D2L ⇒ CCL	D2 ⇒ CCW	
source		P	-	-5	ņ	4	ιç	φ	-7	φ	6	Ą.	φ	ပု	Ģ	ų	4
Ö	destination	D2		<b>D</b> 4	D2	8	<u></u> 5	90	20	×	>	ဟ	reserved		CCL	CCW	

Linear S12 Core Reference Manual, Rev. 1.01



# TRAP

#### **Unimplemented Page2 Opcode Trap**

# **TRAP**

#### Operation

```
 \begin{aligned} &(SP) - 3 \Rightarrow SP; \, RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 4 \Rightarrow SP; \, D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 4 \Rightarrow SP; \, D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 2 \Rightarrow SP; \, D5 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D4 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D3 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D2 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; \, D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \, D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \, D0 \Rightarrow M_{(SP)} \\ &(SP) - 2 \Rightarrow SP; \, CCH:CCL \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &0 \Rightarrow U; \, 1 \Rightarrow I; \, (Page 2 \, TRAP \, Vector) \Rightarrow PC \end{aligned}
```

#### **Syntax Variations**

#### **Addressing Modes**

TRAP	#trapnum	INH

#### Description

This instruction mnemonic is used for the unimplemented opcodes on page 2 of the opcode map. If any of these unimplemented opcodes is encountered in an application program, the CPU context is saved on the stack as in an SWI instruction and program execution continues at the address specified in the Page 2 TRAP Vector.

These opcodes and the TRAP ISR can be used to extend the instruction set with software routines.


#### **CCR Details**

_					IPL								
0	_	_	_	_	-	_	ı	ı	1	ı	ı	ı	_

U: Cleared.

I: Set.

#### **Detailed Instruction Format**



Refer to the opcode map to identify unimplemented page 2 opcodes.

Linear S12 Core Reference Manual, Rev. 1.01



# WAI

#### Wait for Interrupt



#### Operation

```
\begin{split} &(SP) - 3 \Rightarrow SP; \, RTN[23:0] \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, Y \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 3 \Rightarrow SP; \, X \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} \\ &(SP) - 4 \Rightarrow SP; \, D7 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 4 \Rightarrow SP; \, D6 \Rightarrow M_{(SP)} : M_{(SP+1)} : M_{(SP+2)} : M_{(SP+3)} \\ &(SP) - 2 \Rightarrow SP; \, D5 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D4 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D3 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 2 \Rightarrow SP; \, D2 \Rightarrow M_{(SP)} : M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; \, D1 \Rightarrow M_{(SP)} \\ &(SP) - 1 \Rightarrow SP; \, D0 \Rightarrow M_{(SP)} \\ &(SP) - 2 \Rightarrow SP; \, CCH:CCL \Rightarrow M_{(SP)} : M_{(SP+1)} \end{split}
```

Stop CPU clock and wait for an interrupt

Syntax Variations	Addressing Modes
WAI	INH

#### **Description**

If the CPU is in user state, WAI acts like a NOP instruction. If the CPU is in supervisor state, WAI stacks the CPU context and stops the CPU clock. Other system clocks can continue to operate so peripheral modules can continue to run. The contents of registers and the states of I/O pins remain unchanged.

Asserting  $\overline{RESET}$ ,  $\overline{XIRQ}$ , or  $\overline{IRQ}$  signals (if enabled) ends the standby mode. Stacking on entry to WAI allows the CPU to recover quickly when an interrupt is used.

#### **CCR Details**

					IPL									
-	-   -	-	_	_	_	_	_	_	_	-	_	_	_	l

#### **Detailed Instruction Format**

7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	1	1B
0	0	0	0	0	1	1	0	06

1B 06 WAI





#### Zero-Extend



#### (smaller CPU register to a larger CPU register)

Syntax V	ariations	Addressing Modes
ZEX	cpureg, cpureg	INH

#### **Description**

Zero-extend the contents of a smaller CPU register to a larger CPU register. This is an alternate mnemonic for the TFR instruction in the special case when the source register is smaller than the destination register.

If both registers are the same size, a direct transfer is performed. (see TFR instruction)

If the first register is larger than the second register, only the low portion is transferred (truncate). (see TFR instruction)

#### **CCR Details**

_					IPL	_							
_	_	_	_	_	_	_	_	_	_	_	_	_	_

In some cases (such as transferring D0 to CCL) the transfer instruction can cause the contents of another register to be written into the CCR so the CCR effects shown above do not apply. Unused bits in the CCR cannot be changed by any transfer instruction. The X interrupt mask can be cleared by an instruction in supervisor state but cannot be set (changed from 0 to 1) by any transfer instruction. In user state, the X and I interrupt masks cannot be changed by any transfer instruction.

#### **Detailed Instruction Formats**

#### INH





Table 6-4. Transfer Postbyte (tb) Coding Map

					таріе	0-4.	11 a115			(4.0)	Coa		P				
	ш																-
CCW	ш	CCW ⇒ D2	CCW ⇒ D3	CCW ⇒ D4	CCW ⇒ D5	CCL ⇒ D0	CCL ⇒ D1	0000:CCW ⇒ D6	0000:CCW ⇒ D7	00:CCW ⇒ X	00:CCW ⇒ Y	00:CCW ⇒ S		HOO ←	700 ←	-	
CCL	۵	00:CCL ⇒ D2	00:CCL ⇒ D3	00:CCL ⇒ D4	00:CCL ⇒ D5	CCL ↑ D0	CCL	000000:CCL ⇒ D6	000000:CCL ⇒ D7	00000:CCL ⇒ X	00000:CCL ⇒ Y	00000:CCL ⇒ S		HOO ←	ı	00:CCL ⇒ CCW	
SCH	ს	00:CCH ⇒ D2	00:CCH ⇒ D3	00:CCH ⇒ D4	00:CCH ⇒ D5	CCH ↑ D0	CCH	000000:CCH 000000:CCL ⇒ D6 ⇒ D6	000000:CCH 000000:CCL 0000:CCW $\Rightarrow$ D7 $\Rightarrow$ D7 $\Rightarrow$ D7	0000:CCH ⇒ X	0000:CCH ⇒ Y	0000:CCH ⇒ S		1	CCH CCH	00:CCH ⇒ CCW	
1	<u>—</u>							0	0								
S	Ą	SL ⇒ D2	SL D3	SL ⇒ D4	SL ⇒ D5	SL ⇒ D0	SL ⇒ D1	00:S ⇒ D6	00:S ⇒ D7	o <sup>×</sup>	o ↑	ı		SL ⇒ CCH	SL SL	SL ⇒ CCW	
>	ტ	ΥL ⇒ D2	ΥΓ ↑ D3	ΥL ⇒ D4	YL ⇒ D5	\ \ \ \ \ \ \	Υ <sub></sub>	00:Y ⇒ D6	00:Y ⇒ D7	> ×	ı	> ↑ ↑		√L ∀CCH	7CCL	YL ⇒ CCW	
×	ф	XL ⇒ D2	X ↑ D3	X ↓ D4	XL ⇒ D5	x ↑	X ↓ D1	00:X ⇒ D6	00:X ⇒ D7	ı	× <del>`</del>	× ↑		X CCH	x ↑ CCL	XL ⇒ CCW	
D2	<u>~</u>	D7L ⇒ D2	D7L ⇒ D3	D7L ⇒ D4	D7L ⇒ D5	D7L ⇒ D0	D7L ⇒ D1	D7 ⇒ D6	ı	D7L ⇒ X	D7L ⇒ Y	D7L ⇒ S		D7L ⇒ CCH	D2L ⇒ CCL	D7L ⇒ CCW	
90	4	D6L ⇒ D2	D6L ⇒ D3	D6L ⇒ D4	D6L ⇒ D5	D6L → D0	D6L ⇒ D1	ı	D6 ⇒ D7	D6L ⇒ X	D6L	D6L ⇒ S		D6L ⇒ CCH	D9C → CCL	D6L ⇒ CCW	
Б	ιķ	00:D1 ⇒ D2	00:D1	00:D1	00:D1 ⇒ D5	12 02 03	1	000000:D1 ⇒ D6	000000:D1 ⇒ D7	0000:D1 ⇒ X	0000:D1 ⇒ Y	0000:D1 ⇒ S		D1 ⇒ CCH	D1 ⇒ CLL	00:D1 ⇒ CCW	
8	4	00:D0 ⇒ D2	00:D0	00:D0	00:D0	ı	D0 ↑ D1	0000000:D0 ⇒ D6	0000000:D0 ⇒ D7	0000:D0	0000:D0	0000:D0 ⇒ S		DO ↑	DO ↑	00:D0 ⇒ CCW	
D2	ф	D5 ⇒ D2	D5 ⇒ D3	D5	I	D5L ⇒ D0	D5L ⇒ D1	0000:D5 ⇒ D6	0000:D5 ⇒ D7	00:D5 ⇒ X	00:D5 → Y	00:D5 ⇒ S		D5L ⇒ CCH	D5L ⇒ CCL	D5 ⇒ CCW	
<b>D</b> 4	5	D4 ⇒ D2	D4 ⇒ D3	ı	D4 ⇒D5	D4L ⇒ D0	D4L ⇒ D1	0000:D4 ⇒ D6	0000:D4 ⇒ D7	00:D4 ⇒ X	00:D4 ⇒ Y	00:D4 ⇒ S		D4L ⇒ CCH	D4L ⇒ CCL	D4 ⇒ CCW	
63	÷	D3 ⇒ D2	I	D3 ⇒ D4	D3 ⇒ D5	D3L ⇒ D0	D3L ⇒ D1		_	00:D3 ⇒ ×	00:D3 → Y	00:D3 ⇒ S		D3L ⇒ CCH	D3L ⇒ CCL	D3 ⇒ CCW	
D2	٥	ı	D2 ⇒ D3	D2 ⇒ D4	D2 ⇒ D5	D2L ⇒ D0	D2L ⇒ D1		QI.	00:D2 ⇒ X	00:D2 ⇒ Y	00:D2 ⇒ S		D2L ⇒ CCH	D2L ⇒ CCL	D2 ⇒ CCW	
source		P	-	-5	ņ	4	ъ	φ	-7	φ	6-	Ą.	φ	ပု	ė	Ψ	4
Ö	destination	D2		<b>D</b> 4	D2	8	<u></u> 5	90	20	×	>	ဟ	reserved		CCL	CCW	

Linear S12 Core Reference Manual, Rev. 1.01





# Chapter 7 Exceptions

#### 7.1 Introduction

Exceptions are events that require processing outside the normal flow of instruction execution. This chapter describes exceptions and the way each is handled.

## 7.2 Types of Exceptions

Central Processor Unit (CPU) exceptions on the S12Z CPU include:

- 1. Reset
- 2. Software exceptions:
  - Unimplemented page 1 opcode trap (SPARE)
  - Unimplemented page 2 opcode trap (TRAP)
  - Software interrupt instruction (SWI)
  - System call interrupt instruction (SYS)
- 3. Machine exception
- 4. A non-maskable (X-bit) interrupt
- 5. Maskable (I-bit) interrupts

Each exception has an associated 24-bit vector, which points to the memory location where the routine that handles the exception is located. The 24-bit exception vectors are taken from a vector table. For more details about the content and the location of the exception vector table please refer to the relevant chapters in the MCU reference manual of the device, specifically the chapters describing the Reset- and Interrupt-vectors in the device top-level and the interrupt module.

The S12Z CPU can handle up to 128 exception vectors, but the number actually used varies from device to device, and some vectors are reserved for Freescale use.

Exceptions can be classified into different categories, depending on the effect of the different ways to mask interrupts.

- 1. Reset.
  - This exception is not maskable.
- 2. Software exceptions.
  - These include the unimplemented op-code traps, the SWI instruction and the SYS instruction. Software exceptions are not maskable.



3. Machine exception.

A machine exception cannot be masked. Sources for a machine exception are defined in the Memory Map Control module (MMC). Please refer to the MMC chapter in the MCU Reference Manual for details.

4. X-bit interrupt.

The interrupt service requests from the  $\overline{\text{XIRQ}}$  pin is handled as a X-bit interrupt. This exception can be masked with the X-bit (X=1). The I-bit and the IPL-bits have no effect.

5. All remaining interrupt service requests can be masked with the I-bit (I=1) and are subject to priority filtering using the IPL-bits.

# 7.3 Exception Priority

A hardware priority hierarchy determines which reset or interrupt is serviced first when simultaneous requests are made. Refer to the Interrupt Module (INT) chapter in the MCU reference manual for more details concerning interrupt priority and servicing.

The priority for the different classes of exception is listed below, in descending order:

1. Reset

This has the highest exception-processing priority.

2. Software exceptions

This includes the SPARE and TRAP unimplemented op-codes as well as the SYS and SWI instructions.

3. Machine exception

Machine exceptions are generated by the Memory Map Control module (MMC). Please refer to the MMC chapter in the MCU reference manual for details.

4. The X-bit interrupt

This is used by the  $\overline{\text{XIRQ}}$  pin interrupt. It is pseudo-non-maskable:

- After reset, the X-bit in the CCR is set, which inhibits all interrupt service requests from the  $\overline{\text{XIRQ}}$  pin until the X-bit is cleared.
- The X-bit can be cleared by a program instruction, but program instructions cannot change X from 0 to 1.
- Once the X-bit is cleared, interrupt service requests made via the  $\overline{\text{XIRQ}}$  pin become non-maskable.
- 5. All remaining interrupts are subject to masking via the I-bit in the CCR. Relative priority between different I bit maskable interrupt requests is defined by the programmable interrupt priority level and by the position of the associated interrupt vector in the interrupt vector table. Please refer to the Interrupt Module (INT) chapter in the MCU reference manual for more details.

#### 7.3.1 Reset

Unlike other exceptions which are normally detected and processed at instruction boundaries only, a Reset is always performed immediately. Integration module circuitry determines the type of reset that has occurred, performs basic system configuration, then passes control to the CPU. The CPU fetches the Reset

307



vector, jumps to the address pointed to by the vector, and begins to execute code at that address. For more information on possible causes of a reset please refer to the MCU reference manual of the device.

## 7.3.2 Software Exceptions

### 7.3.2.1 Unimplemented Op-code Traps (SPARE, TRAP)

The S12Z CPU has opcodes in only 255 of the 256 positions in the page 1 opcode map and only 162 of the 256 positions on page 2 of the opcode map are used. If the S12Z CPU attempts to execute one of the 95 unused opcodes, an unimplemented opcode trap occurs. While the unimplemented opcode on page 1 has its own separate interrupt vector, the unimplemented opcodes on page 2 share a common interrupt vector.

The S12Z CPU uses the next address after an unimplemented opcode as a return address. The stacked return address can be used to calculate the address of the unimplemented opcode for software-controlled traps.

## 7.3.2.2 Software Interrupt and System Call Instructions (SWI, SYS)

Execution of the SWI or SYS instruction causes an exception without a hardware interrupt service request. SWI and SYS both cannot be masked by the global mask bits in the CCR, and execution of SWI or SYS sets the I-bit. Once processing of an SWI or SYS instruction begins, I-bit maskable interrupts are inhibited until the I-bit in the CCR is cleared again. This typically occurs when an RTI instruction at the end of the service routine restores context.

# 7.3.3 Machine Exception

Machine exceptions are caused by the Memory Map Control module (MMC).

A Machine Exception causes the S12Z CPU to jump to the address in the Machine Exception vector as soon as the current instruction finishes execution.

When execution of a Machine Exception begins, both the X- and I-bits are set and the U-bit is cleared.

A Machine Exception is considered a severe system error, so nothing is written on the stack. The MMC module saves information about the S12Z CPU state which otherwise would be lost due to exception processing (e.g. the Program Counter register and X-, I- and U-bits from the Condition Code Register). This information can then be used to identify the source of the Machine Exception.

Please refer to the MCU reference manual for more information about possible sources of machine exceptions present on a specific MCU.

#### NOTE

Machine exceptions are meant to signal severe system problems. Software is expected to re-initialize the system when a machine exception occurs. Unlike interrupts or software exceptions, a machine exception causes the CPU to not perform any stack operations, so it is not possible to return to application code by simply using an RTI (or an RTS) instruction.



# 7.3.4 X-bit-Maskable Interrupt Request (XIRQ)

The  $\overline{\text{XIRQ}}$  function is disabled after system reset and upon entering the interrupt service routine for an  $\overline{\text{XIRQ}}$  interrupt.

Software can clear the X-bit using an instruction such as ANDCC #\$BF.

Software cannot set the X-bit from 0 to 1 once it has been cleared, and interrupt requests made via the  $\overline{\text{XIRQ}}$  pin become non-maskable.

When an X-bit-maskable interrupt is recognized, both the X- and I-bits are set and the U-bit is cleared after context is saved. The X-bit is not affected by I-bit maskable interrupts. Execution of an return-from-interrupt (RTI) instruction at the end of the interrupt service routine restores the X-, I- and U-bits from the stack.

## 7.3.5 I-bit-Maskable Interrupt Requests

Maskable interrupt sources include on-chip peripheral systems and external interrupt service requests. Interrupts from these sources are recognized when the global interrupt mask bit (I) in the CCR is cleared. The default state of the I-bit out of reset is 1, but it can be written at any time if the CPU is not in user state.

The interrupt module manages maskable interrupt priorities. Typically, an on-chip interrupt source is subject to masking by associated bits in control registers in addition to global masking by the I-bit in the CCR. Sources generally must be enabled by writing one or more bits in associated control registers. There may be other interrupt-related control bits and flags, and there may be specific register read-write sequences associated with interrupt service. Refer to individual on-chip peripheral descriptions for details.

# 7.3.6 Return-from-Interrupt Instruction (RTI)

RTI is used to terminate interrupt service routines. RTI returns to the main program if no other interrupt is pending. If another interrupt is pending, RTI causes a jump to the next Interrupt service routine without returning to the main program first. In either case, RTI restores the CPU context from the stack. If no other interrupt is pending at this point, the instruction queue is refilled from the area of the return address and processing proceeds from there.

If another interrupt is pending after registers are restored, a new vector is fetched, and the stack pointer is adjusted to point at the CCR value that was just recovered (SP = SP - 29). This makes it appear that the registers have been stacked again. After the SP is adjusted, the instruction queue is refilled starting at the address the vector points to. Processing then continues with execution of the first instruction of the new interrupt service routine.

# 7.4 Interrupt Recognition

Once enabled, an interrupt request can be recognized at any time. When an interrupt service request is recognized, the CPU responds at the completion of the instruction being executed. Interrupt latency varies according to the number of cycles required to complete the current instruction. Instruction execution resumes when interrupt execution is complete.

When the CPU begins to service an interrupt the return address is calculated.



Then the address stored in the interrupt vector is fetched and copied to the program counter.

Next, the return address and the content of the registers are stacked as shown in Table 7-1.

In parallel to the stacking sequence new program code is fetched to start to re-fill the instruction queue.

Memory Location <sup>1</sup>	CPU12 Registers
SP + 26	Return Address
SP + 23	Υ
SP + 20	X
SP + 16	D7
SP + 12	D6
SP + 10	D5
SP + 8	D4
SP + 6	D3
SP + 4	D2
SP + 3	D1
SP + 2	D0
SP + 1	CCL
SP	CCH

Table 7-1. S12Z CPU Stacking Order on Entry to Interrupts

After the CCR is stacked, the I-bit (and the X-bit, if an  $\overline{\text{XIRQ}}$  interrupt service request caused the interrupt) is set.

The U-bit is cleared to make sure the interrupt service routine is executed in supervisor state.

Execution continues at the address pointed to by the vector for the highest-priority interrupt that was pending at the beginning of the interrupt sequence.

At the end of the interrupt service routine, an RTI instruction restores context from the stacked registers, and normal program execution resumes.

## 7.5 Exception Processing Flow

The first cycle in the exception processing flow for all S12Z CPU exceptions is the same, regardless of the source of the exception. Between the first and second cycles of execution, the CPU chooses one of four alternative paths. The first path is for reset, the second path is for machine exceptions, the third path is for pending hardware interrupts, and the fourth path is used for software exceptions (SWI, SYS) and trapping unimplemented opcodes (SPARE, TRAP). The last two paths are virtually identical, differing only in the details of calculating the return address. Refer to Figure 7-2 for the following description of events.

#### 7.5.1 Vector Fetch

The first cycle of all exception processing, regardless of the cause, is a vector fetch. The vector points to the address where exception processing will continue. Exception vectors are stored in a table located at the top of the memory map (\$FFxxxx) if not placed elsewhere using the Interrupt Vector Base Register (please

Linear S12 Core Reference Manual, Rev. 1.01

Freescale Semiconductor

309

SP denotes the value of the stack-pointer at the end of the exception stacking sequence

refer to the s12z\_int module chapter in the device reference manual for more information on the Interrupt Vector Base Register).

Supervisor state is forced regardless of the current state of the U-bit. This ensures the vector fetch cycle and the entire exception stacking sequence taking place in supervisor state. This is independent from the actual clearing of the U-bit which during an interrupt sequence does not happen until the CCH register was stacked. Please refer to Figure 7-1 for details.




Figure 7-1. S12Z CPU Supervisor-State/User-State Transition Diagram

Right before the vector fetch cycle, the S12Z CPU issues a signal to ask the interrupt module for the vector address of the highest priority, pending exception. This address is then used to fetch the address of the interrupt service routine (ISR).

After the vector fetch, the CPU selects one of the four alternate execution paths, depending upon the cause of the exception (please refer to Figure 7-2 for details).



### 7.5.2 Reset Exception Processing

A system reset sets the S-, X-, and I-bits and clears the U- and IPL[2:0]-bits in the CCL and CCH registers. Opcode fetches start at the address pointed to by the reset vector. When the instruction queue contains enough program data, the CPU starts executing the instruction at the head of the instruction queue.




Figure 7-2. Exception Processing Flow Diagram

# 7.5.3 Interrupt and Unimplemented Opcode Trap Exception Processing

If an exception was not caused by a reset or a machine exception, a return address is calculated.

- The CPU performs different return address calculations for each type of exception.
  - When an X-bit or I-bit maskable interrupt causes the exception, the return address points to the next instruction that would have been executed had processing not been interrupted.

Linear S12 Core Reference Manual, Rev. 1.01



- When an exception is caused by an SWI opcode, a SYS opcode or by an unimplemented opcode (see Section 7.3.2, "Software Exceptions), the return address points to the next address after the opcode.
- Then the return address and the CPU registers Y, X, D7..D0, CCL and CCH are pushed onto the stack. The entire stacking sequence takes eight bus-cycles, independent of stack-alignment.
- At the end of the stacking sequence, the I-bit is set and the U-bit is cleared. If the exception is caused by an interrupt, the IPL-bits are updated and if the interrupt is caused by an XIRQ the X-bit is set as well.



# **Chapter 8 Instruction Execution Timing**

#### 8.1 Introduction

This section contains listings of the S12Z CPU instruction execution times in terms of bus-clock cycles. In this data, it is assumed that data-aligned memory read cycles consist of one clock period while data-aligned memory write cycles consist of one half clock period.

Misaligned data or a longer memory cycle can cause the generation of wait states that must be added to the total instruction times.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is shown as:

**Table 8-1. Instruction Cycle Timing Format** 

n(r/w)

- n This is the total number of required bus-clock cycles to execute the instruction. Internal CPU cycles are included as well as cycles required for operand fetches, if applicable. This number represents the minimum number of required clock-cycles (best case) to execute an instruction; any (optional) instruction queue fetches and additional wait-cycles for memory accesses are not included.
- r/w This represents the number of operand reads (r) and operand writes (w). For example: an instruction which does a read-modify-write from/to memory shows (1/1) here.

# 8.2 Instruction Execution Timing

# 8.2.1 No Operation Instruction Execution Times (NOP)

Table 8-2 shows the number of clock cycles required for execution of the No-Operation instruction (NOP).

**Table 8-2. No-Operation Execution Timing** 

Operation	Cycles
NOP	1(0/0)

# 8.2.2 Move Instruction Execution Times (MOV)

Table 8-3 shows the number of clock cycles required for execution of the Move instruction (MOV).

**Table 8-3. Move Data Execution Timing** 

			Destination		
Source	REG	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]
IMM1	1(0/0)	2.5(0/1)	3(0/1)	4(1/1)	4.5(1/1)
IMM2	1.5(0/0)	2.5(0/1)	3(0/1)	4(1/1)	4.5(1/1)
IMM3	2(0/0)	3(0/1)	3(0/1)	4.5(1/1)	4.5(1/1)
IMM4	2(0/0)	3(0/1)	3.5(0/1)	4.5(1/1)	5(1/1)
REG IMMe4	2(0/0)	3(0/1)	3(0/1)	4.5(1/1)	4.5(1/1)
(IDX) (++IDX) (REG,IDX)	3.5(1/0)	4.5(1/1)	4.5(1/1)	6(2/1)	6(2/1)
(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	4(1/0)	5(1/1)	5(1/1)	6.5(2/1)	6.5(2/1)
[REG,IDX]	5(2/0)	6(2/1)	6(2/1)	7.5(3/1)	7.5(3/1)
[IDX1] [IDX3] [EXT3]	5.5(2/0)	6.5(2/1)	6.5(2/1)	8(3/1)	8(3/1)

# 8.2.3 Load Instruction Execution Times (LD)

Table 8-4 shows the number of clock cycles required for execution of the Load instruction (LD).

**Table 8-4. Load Register Execution Timing** 

Operation	Cycles	Operation	Cycles
LD Dn,#IMM1 LD Dn,#IMM2	1(0/0)	LD XY,#IMMu18 LD XY,#IMM3	1(0/0)
LD Dn,#IMM4	1.5(0/0)	LD S,#IMM3	1.5(0/0)
LD Dn,EXT24	2.5(1/0)	LD XY,EXT24	2.5(1/0)
LD Dn,REG LD Dn,#IMMe4	1(0/0)	LD XYS,REG LD XYS,#IMMe4	1(0/0)
LD Dn,(IDX) LD Dn,(++IDX) LD Dn,(REG,IDX)	2.5(1/0)	LD XYS,(IDX) LD XYS,(++IDX) LD XYS,(REG,IDX)	2.5(1/0)
LD Dn,(IDX1) LD Dn,(IDX3) LD Dn,(IDX2,REG) LD Dn,(IDX3,REG) LD Dn,EXT1 LD Dn,EXT2 LD Dn,EXT3	3(1/0)	LD XYS,(IDX1) LD XYS,(IDX3) LD XYS,(IDX2,REG) LD XYS,(IDX3,REG) LD XYS,EXT1 LD XYS,EXT2 LD XYS,EXT3	3(1/0)

Linear S12 Core Reference Manual, Rev. 1.01



**Table 8-4. Load Register Execution Timing** 

Operation	Cycles	Operation	Cycles
LD Dn,[REG,IDX]	4(2/0)	LD XYS,[REG,IDX]	4(2/0)
LD Dn,[IDX1] LD Dn,[IDX3] LD Dn,[EXT3]	4.5(2/0)	LD XYS,[IDX1] LD XYS,[IDX3] LD XYS,[EXT3]	4.5(2/0)

# 8.2.4 Store Instruction Execution Times (ST)

Table 8-5 shows the number of clock cycles required for execution of the Store instruction (ST).

**Table 8-5. Store Register Execution Timing** 

Operation	Cycles	Operation	Cycles
ST Dn,EXT24	2(0/1)	ST XY,EXT24	2(0/1)
ST Dn,REG	1(0/0)	ST XYS,REG	1(0/0)
ST Dn,(IDX) ST Dn,(++IDX) ST Dn,(REG,IDX)	2(0/1)	ST XYS,(IDX) ST XYS,(++IDX) ST XYS,(REG,IDX)	2(0/1)
ST Dn,(IDX1) ST Dn,(IDX3) ST Dn,(IDX2,REG) ST Dn,(IDX3,REG) ST Dn,EXT1 ST Dn,EXT2 ST Dn,EXT3	2.5(0/1)	ST XYS,(IDX1) ST XYS,(IDX3) ST XYS,(IDX2,REG) ST XYS,(IDX3,REG) ST XYS,EXT1 ST XYS,EXT2 ST XYS,EXT3	2.5(0/1)
ST Dn,[REG,IDX]	3.5(1/1)	ST XYS,[REG,IDX]	3.5(1/1)
ST Dn,[IDX1] ST Dn,[IDX3] ST Dn,[EXT3]	4(1/1)	ST XYS,[IDX1] ST XYS,[IDX3] ST XYS,[EXT3]	4(1/1)

# 8.2.5 Push Register(s) onto Stack Instruction Execution Times (PSH)

Table 8-6 shows the number of clock cycles required for execution of the Push Register(s) onto Stack instruction (PSH).

Table 8-6. Push Register(s) onto Stack Execution Timing

Operation	Cycles
PSH oprregs	1.5 + 0.5*n

# 8.2.6 Pull Register(s) from Stack Instruction Execution Times (PUL)

Table 8-7 shows the number of clock cycles required for execution of the Pull Register(s) from Stack instruction (PUL).

Table 8-7. Pull Register(s) from Stack Execution Timing

Operation	Cycles
PUL oprregs	2.5 + 0.5*n

Linear S12 Core Reference Manual, Rev. 1.01

## 8.2.7 Load Effective Address Instruction Execution Times (LEA)

Table 8-8 shows the number of clock cycles required for execution of the Load Effective Address instruction (LEA).

Table 8-8. Load Effective Address Execution Timing

Operation	Cycles
LEA XYS,(IMMs8,XYS)	1(0/0)
LEA D67XYS,(IDX) LEA D67XYS,(++IDX) LEA D67XYS,(REG,IDX)	1(0/0)
LEA D67XYS,(IDX1) LEA D67XYS,(IDX3) LEA D67XYS,(IDX2,REG) LEA D67XYS,(IDX3,REG) LEA D67XYS,EXT1 LEA D67XYS,EXT2 LEA D67XYS,EXT3	1.5(0/0)
LEA D67XYS,[REG,IDX]	2.5(1/0)
LEA D67XYS,[IDX1] LEA D67XYS,[IDX3] LEA D67XYS,[EXT3]	3(1/0)

# 8.2.8 Clear Instruction Execution Times (CLR)

Table 8-9 shows the number of clock cycles required for execution of the Clear instruction (CLR).

**Table 8-9. Clear Execution Timing** 

Operation	Cycles
CLR Dn CLR XY	1(0/0)
CLR REG	1(0/0)
CLR.bwpl (IDX) CLR.bwpl (++IDX) CLR.bwpl (REG,IDX)	2(0/1)
CLR.bwpl (IDX1) CLR.bwpl (IDX3) CLR.bwpl (IDX2,REG) CLR.bwpl (IDX3,REG) CLR.bwpl EXT1 CLR.bwpl EXT2 CLR.bwpl EXT3	2.5(0/1)
CLR.bwpl [REG,IDX]	3.5(1/1)
CLR.bwpl [IDX1] CLR.bwpl [IDX3] CLR.bwpl [EXT3]	4(1/1)

# 8.2.9 Register-To-Register Transfer and Exchange Execution Times (TFR, EXG, SEX, ZEX)

Table 8-10 and Table 8-11 show the number of clock cycles required for execution of Register-To-Register Transfer and Exchange instructions (TFR, EXG, SEX, ZEX).

Linear S12 Core Reference Manual, Rev. 1.01



Table 8-10. Register-To-Register Transfer (TFR, SEX, ZEX) Execution Timing

	Destination				
Source	Dn	XYS	CCL	ССН	CCW
Dn XYS	1(0/0)	1(0/0)	1(0/0)	1.5(0/0)	1.5(0/0)
CCL	1(0/0)	1(0/0)	ı	1.5(0/0)	ı
ССН	1(0/0)	1(0/0)	1(0/0)	_	_
CCW	1(0/0)	1(0/0)	_	_	_

Table 8-11. Register-To-Register Exchange (EXG) Execution Timing

	Destination				
Source	Dn	XYS	CCL	ССН	CCW
Dn XYS	1(0/0)	1(0/0)	1(0/0)	1.5(0/0)	1.5(0/0)
CCL	1(0/0)	1(0/0)	-	1.5(0/0)	-
ССН	1.5(0/0)	1.5(0/0)	1.5(0/0)	_	_
CCW	1.5(0/0)	1.5(0/0)	-	-	-

# 8.2.10 Logical AND/OR Instruction Execution Times (AND, OR, BIT, EOR)

Table 8-12 shows the number of clock cycles required for execution of a logical AND/OR instruction (AND, OR, BIT, EOR).

**Table 8-12. Logical Operation Execution Timing** 

Operation	Cycles
<op> Dn,#IMM1 <op> Dn,#IMM2</op></op>	1(0/0)
<op> Dn,#IMM4</op>	1.5(0/0)
<op> Dn,EXT24</op>	2.5(1/0)
<op> Dn,REG <op> Dn,#IMMe4</op></op>	1(0/0)
<op> Dn,(IDX) <op> Dn,(++IDX) <op> Dn,(REG,IDX)</op></op></op>	2.5(1/0)
<pre><op> Dn,(IDX1) <op> Dn,(IDX3) <op> Dn,(IDX2,REG) <op> Dn,(IDX3,REG) <op> Dn,EXT1 <op> Dn,EXT2 <op> Dn,EXT3</op></op></op></op></op></op></op></pre>	3(1/0)
<op> Dn,[REG,IDX]</op>	4(2/0)
<op> Dn,[IDX1] <op> Dn,[IDX3] <op> Dn,[EXT3]</op></op></op>	4.5(2/0)

Linear S12 Core Reference Manual, Rev. 1.01

## 8.2.11 One's Complement (Invert) Instruction Execution Times (COM)

Table 8-13 shows the number of clock cycles required for execution of a One's Complement (logical invert) instruction (COM).

Table 8-13. One's Complement (Invert) Execution Timing

Operation	Cycles
COM REG	1(0/0)
COM.bwl (IDX) COM.bwl (++IDX) COM.bwl (REG,IDX)	3.5(1/1)
COM.bwl (IDX1) COM.bwl (IDX3) COM.bwl (IDX2,REG) COM.bwl (IDX3,REG) COM.bwl EXT1 COM.bwl EXT2 COM.bwl EXT3	4(1/1)
COM.bwl [REG,IDX]	5(2/1)
COM.bwl [IDX1] COM.bwl [IDX3] COM.bwl [EXT3]	5.5(2/1)

## 8.2.12 Increment and Decrement Instruction Execution Times (INC, DEC)

Table 8-14 shows the number of clock cycles required for execution of an Increment or Decrement instruction (INC, DEC).

**Table 8-14. Increment or Decrement Execution Timing** 

Operation	Cycles
<op> Dn</op>	1(0/0)
<op> REG</op>	1(0/0)
<op>.bwl (IDX) <op>.bwl (++IDX) <op>.bwl (REG,IDX)</op></op></op>	3.5(1/1)
<op>.bwl (IDX1) <op>.bwl (IDX3) <op>.bwl (IDX2,REG) <op>.bwl (IDX3,REG) <op>.bwl EXT1 <op>.bwl EXT2 <op>.bwl EXT3</op></op></op></op></op></op></op>	4(1/1)
<op>.bwl [REG,IDX]</op>	5(2/1)
<op>.bwl [IDX1] <op>.bwl [IDX3] <op>.bwl [EXT3]</op></op></op>	5.5(2/1)



# 8.2.13 Add and Subtract Instruction Execution Times (ADD, ADC, SUB, SBC, CMP)

Table 8-15 and Table 8-16 show the number of clock cycles required for execution of an Add, Subtract or Compare instruction (ADD, ADC, SUB, SBC, CMP).

**Table 8-15. Arithmetic Operation Execution Timing** 

Operation	Cycles
<op> Dn,#IMM1 <op> Dn,#IMM2</op></op>	1(0/0)
<op> Dn,#IMM4</op>	1.5(0/0)
<op> Dn,EXT24</op>	2.5(1/0)
<op> Dn,REG <op> Dn,#IMMe4</op></op>	1(0/0)
<op> Dn,(IDX) <op> Dn,(++IDX) <op> Dn,(REG,IDX)</op></op></op>	2.5(1/0)
<pre><op> Dn,(IDX1) <op> Dn,(IDX3) <op> Dn,(IDX2,REG) <op> Dn,(IDX3,REG) <op> Dn,EXT1 <op> Dn,EXT2 <op> Dn,EXT3</op></op></op></op></op></op></op></pre>	3(1/0)
<op> Dn,[REG,IDX]</op>	4(2/0)
<op> Dn,[IDX1] <op> Dn,[IDX3] <op> Dn,[EXT3]</op></op></op>	4.5(2/0)

**Table 8-16. Pointer Arithmetic Operation Execution Timing** 

Operation	Cycles
SUB D6,X,Y CMP X,Y CMP Y,X	1(0/0)

# 8.2.14 Two's Complement (Negate) Instruction Execution Times (NEG)

Table 8-17 shows the number of clock cycles required for execution of a Two's Complement (negate) instruction (NEG).

Table 8-17. Two's Complement (Negate) Execution Timing

Operation	Cycles
NEG REG	1(0/0)
NEG.bwl (IDX) NEG.bwl (++IDX) NEG.bwl (REG,IDX)	3.5(1/1)

Table 8-17. Two's Complement (Negate) Execution Timing

Operation	Cycles
NEG.bwl (IDX1) NEG.bwl (IDX2) NEG.bwl (IDX2,REG) NEG.bwl (IDX3,REG) NEG.bwl EXT1 NEG.bwl EXT2 NEG.bwl EXT3	4(1/1)
NEG.bwl [REG,IDX]	5(2/1)
NEG.bwl [IDX1] NEG.bwl [IDX3] NEG.bwl [EXT3]	5.5(2/1)

# 8.2.15 Absolute Value Instruction Execution Time (ABS)

Table 8-18 shows the number of clock cycles required for execution of the Absolute Value instruction (ABS).

**Table 8-18. Absolute Value Execution Timing** 

Operation	Cycles
ABS Dn	1(0/0)

## 8.2.16 Saturate Instruction Execution Time (SAT)

Table 8-19 shows the number of clock cycles required for execution of the Saturate instruction (SAT).

**Table 8-19. Saturate Execution Timing** 

Operation	Cycles	
SAT Dn	1(0/0)	

# 8.2.17 Count Leading Sign-Bits Execution Time (CLB)

Table 8-20 shows the number of clock cycles required for execution of the Count Leading Sign-Bits instruction (CLB).

Table 8-20. Count Leading Sign-Bits Execution Timing

Operation	Cycles
CLB Ds,Dd	1(0/0)

# 8.2.18 Multiply Instruction Execution Times (MULS, MULU)

Table 8-21 and Table 8-22 show the number of clock cycles required for execution of Signed Multiply (MULS) and Unsigned Multiply (MULU) operations.



Table 8-21. Signed Multiply (MULS) Execution Timing<sup>1</sup>

		Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
Dn	2(0/0)	-	-	-	-	-	
Dn	3.5(0/0)	-	-	-	-	-	
IMM1	2(0/0)	_	-	-	-	-	
IMM2	3.5(0/0)	-	-	-	-	-	
IMM4	4(0/0)	1	-	-	-	-	
REG	2(0/0)	3(0/0)	3.5(1/0)	5(1/0)	6(2/0)	6.5(2/0)	
IMMe4	3.5(0/0)	4.5(0/0)	6(1/0)	6.5(1/0)	7.5(2/0)	8(2/0)	
(IDX) (++IDX)	3.5(1/0)	4.5(1/0)	6(2/0)	6.5(2/0)	7.5(3/0)	8(3/0)	
(REG,IDX)	5(1/0)	6(1/0)	7.5(2/0)	8(2/0)	9(3/0)	9.5(3/0)	
(IDX1) (IDX3)	4(1/0)	5(1/0)	6(2/0)	6.5(2/0)	7.5(3/0)	8(3/0)	
(IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	5.5(1/0)	6.5(1/0)	7.5(2/0)	8(2/0)	9(3/0)	9.5(3/0)	
IBEC IDVI	5(2/0)	6(2/0)	7.5(3/0)	8(3/0)	9(4/0)	9.5(4/0)	
[REG,IDX]	6.5(2/0)	7.5(2/0)	9(3/0)	9.5(3/0)	10.5(4/0)	11(4/0)	
[IDX1] [IDX2]	5.5(2/0)	6(2/0)	7.5(3/0)	8(3/0)	9(4/0)	9.5(4/0)	
[EXT3]	7(2/0)	7.5(2/0)	9(3/0)	9.5(3/0)	10.5(4/0)	11(4/0)	

The rows with shaded background describe the instruction execution timing if at least one of the source operands is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

Table 8-22. Unsigned Multiply (MULU) Execution Timing<sup>1</sup>

	Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]
Dn	1(0/0)	ı	ı	_	ı	-
	2.5(0/0)	1	-	-	-	-
IMM1	1(0/0)		_	_	-	_
IMM2	2.5(0/0)	-	_	_	-	_

Linear S12 Core Reference Manual, Rev. 1.01

Table 8-22. Unsigned Multiply (MULU) Execution Timing<sup>1</sup>

		Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
IMM4	3(0/0)	-	-	-	-	-	
REG	1(0/0)	2(0/0)	3.5(1/0)	4(1/0)	5(2/0)	5.5(2/0)	
IMMe4	2.5(0/0)	3.5(0/0)	5(1/0)	5.5(1/0)	6.5(2/0)	7(2/0)	
(IDX)	2.5(1/0)	3.5(1/0)	5(2/0)	5.5(2/0)	6.5(3/0)	7(3/0)	
(++IDX) (REG,IDX)	4(1/0)	5(1/0)	6.5(2/0)	7(2/0)	8(3/0)	8.5(3/0)	
(IDX1) (IDX3)	3(1/0)	3.5(1/0)	5(2/0)	5.5(2/0)	6.5(3/0)	7(3/0)	
(IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	4.5(1/0)	5(1/0)	6.5(2/0)	7(2/0)	8(3/0)	8.5(3/0)	
IBEC IDVI	4(2/0)	5(2/0)	6.5(3/0)	7(3/0)	8(4/0)	8.5(4/0)	
[REG,IDX]	5.5(2/0)	6.5(2/0)	8(3/0)	8.5(3/0)	9.5(4/0)	10(4/0)	
[IDX1]	4.5(2/0)	5(2/0)	6.5(3/0)	7(3/0)	8(4/0)	8.5(4/0)	
[IDX2] [EXT3]	6(2/0)	6.5(2/0)	8(3/0)	8.5(3/0)	9.5(4/0)	10(4/0)	

The rows with shaded background describe the instruction execution timing if at least one of the source operands is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

## 8.2.19 Fractional Multiply Instruction Execution Times (QMULS, QMULU)

Table 8-23 and Table 8-24 show the number of clock cycles required for execution of Signed Fractional Multiply (QMULS) and Unsigned Fractional Multiply (QMULU) operations.

Table 8-23. Signed Fractional Multiply (QMULS) Execution Timing<sup>1</sup>

	Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
Dn	3.5(0/0)	-	-	-	-	-	
Dil	6.5(0/0)	-	-	-	-	-	
IMM1	3.5(0/0)	_	-	-	_	_	
IIVIIVI I	6.5(0/0)	_	_	_	_	_	



Table 8-23. Signed Fractional Multiply (QMULS) Execution Timing<sup>1</sup>

		Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]		
IMM2	4(0/0)	-			-	-		
IIVIIVIZ	7(0/0)	-	-	-	-	-		
IMM4	7(0/0)	-	-	-	-	-		
REG	3.5(0/0)	4.5(0/0)	6(1/0)	6.5(1/0)	7.5(2/0)	8(2/0)		
IMMe4	6.5(0/0)	7.5(0/0)	9(1/0)	9.5(1/0)	10.5(2/0)	11(2/0)		
(IDX) (++IDX)	5(1/0)	6(1/0)	7.5(2/0)	8(2/0)	9(3/0)	9.5(3/0)		
(REG,IDX)	8(1/0)	9(1/0)	10.5(2/0)	11(2/0)	12(3/0)	12.5(3/0)		
(IDX1) (IDX3)	5.5(1/0)	6(1/0)	7.5(2/0)	8(2/0)	9(3/0)	9.5(3/0)		
(IDX2,REG) (IDX3,REG) (IDX3,REG) EXT1 EXT2 EXT3	8.5(1/0)	9(1/0)	10.5(2/0)	11(2/0)	12(3/0)	12.5(3/0)		
IDEC IDVI	6.5(2/0)	7.5(2/0)	9(3/0)	9.5(3/0)	10.5(4/0)	11(4/0)		
[REG,IDX]	9.5(2/0)	10.5(2/0)	12(3/0)	12.5(3/0)	13.5(4/0)	14(4/0)		
[IDX1] [IDX2]	7(2/0)	7.5(2/0)	9(3/0)	9.5(3/0)	10.5(4/0)	11(4/0)		
[EXT3]	10(2/0)	10.5(2/0)	12(3/0)	12.5(3/0)	13.5(4/0)	14(4/0)		

The rows with shaded background describe the instruction execution timing if at least one of the source operands for the implied multiply operation is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

Table 8-24. Unsigned Fractional Multiply (QMULU) Execution Timing<sup>1</sup>

	Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
Dn	2.5(0/0)	-	-	-	-	-	
Dii	5.5(0/0)	-	-	-	-	-	
INANAA	3(0/0)	-	-	-	-	-	
IMM1	6(0/0)	-	-	-	-	-	
IMMA	3.5(0/0)	-	-	-	-	-	
IMM2	6.5(0/0)	-	-	-	-	-	

Linear S12 Core Reference Manual, Rev. 1.01

Table 8-24. Unsigned Fractional Multiply (QMULU) Execution Timing<sup>1</sup>

	Source1							
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]		
IMM4	6.5(0/0)	-	-	-	-	-		
REG IMMe4	3(0/0)	4(0/0)	5.5(1/0)	6(1/0)	7(2/0)	7.5(2/0)		
	6(0/0)	7(0/0)	8.5(1/0)	9(1/0)	10(2/0)	10.5(2/0)		
(IDX) (++IDX) (REG,IDX)	4.5(1/0)	5.5(1/0)	7(2/0)	7.5(2/0)	8.5(3/0)	9(3/0)		
	7.5(1/0)	8.5(1/0)	10(2/0)	10.5(2/0)	11.5(3/0)	12(3/0)		
(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	5(1/0)	5.5(1/0)	7(2/0)	7.5(2/0)	8.5(3/0)	9(3/0)		
	8(1/0)	8.5(1/0)	10(2/0)	10.5(2/0)	11.5(3/0)	12(3/0)		
[REG,IDX]	6(2/0)	7(2/0)	8.5(3/0)	9(3/0)	10(4/0)	10.5(4/0)		
	9(2/0)	10(2/0)	11.5(3/0)	12(3/0)	13(4/0)	13.5(4/0)		
[IDX1] [IDX2] [EXT3]	6.5(2/0)	8.5(2/0)	8.5(3/0)	9(3/0)	10(4/0)	10.5(4/0)		
	9.5(2/0)	10(2/0)	11.5(3/0)	12(3/0)	13(4/0)	13.5(4/0)		

The rows with shaded background describe the instruction execution timing if at least one of the source operands for the implied multiply operation is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

# 8.2.20 Multiply and Accumulate Instruction Execution Times (MACS, MACU)

Table 8-25 and Table 8-26 show the number of clock cycles required for execution of Signed Multiply-and-Accumulate (MACS) and Unsigned Multiply-and-Accumulate (MACU) operations.

Table 8-25. Signed Multiply-and-Accumulate (MACS) Execution Timing<sup>1</sup>

	Source1							
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]		
Dn	2.5(0/0)	ı	ı	-	ı	-		
	4(0/0)	-	ı	-	-	-		
IMM1	2.5(0/0)	ı	ı	-	ı	-		
	4(0/0)	1	ı	_	-	_		

Linear S12 Core Reference Manual, Rev. 1.01



Table 8-25. Signed Multiply-and-Accumulate (MACS) Execution Timing<sup>1</sup>

	Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
IMM2	3(0/0)	-	-	-	-	-	
IIVIIVIZ	4.5(0/0)	-	-	-	-	-	
IMM4	4.5(0/0)	-	-	-	-	-	
REG	2.5(0/0)	3.5(0/0)	5(1/0)	5.5(1/0)	6.5(2/0)	7(2/0)	
IMMe4	4(0/0)	5(0/0)	6.5(1/0)	7(1/0)	8(2/0)	8.5(2/0)	
(IDX)	4(1/0)	5(1/0)	6.5(2/0)	7(2/0)	8(3/0)	8.5(3/0)	
(++IDX) (REG,IDX)	5.5(1/0)	6.5(1/0)	8(2/0)	8.5(2/0)	9.5(3/0)	10(3/0)	
(IDX1) (IDX3)	4.5(1/0)	5.5(1/0)	6.5(2/0)	7(2/0)	8(3/0)	8.5(3/0)	
(IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	6(1/0)	7(1/0)	8(2/0)	8.5(2/0)	9.5(3/0)	10(3/0)	
[REG,IDX]	5.5(2/0)	6.5(2/0)	8(3/0)	8.5(3/0)	9.5(4/0)	10(4/0)	
[KEG,IDA]	7(2/0)	8(2/0)	9.5(3/0)	10(3/0)	11(4/0)	11.5(4/0)	
[IDX1] [IDX2]	6(2/0)	7(2/0)	8(3/0)	8.5(3/0)	9.5(4/0)	10(4/0)	
[EXT3]	7.5(2/0)	8.5(2/0)	9.5(3/0)	10(3/0)	11(4/0)	11.5(4/0)	

The rows with shaded background describe the instruction execution timing if at least one of the source operands for the implied multiply operation is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

Table 8-26. Unsigned Multiply-and-Accumulate (MACU) Execution Timing<sup>1</sup>

	Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
Dn	1.5(0/0)	-	-	-	-	-	
Dn	3(0/0)	-	-	-	-	-	
IMM1	1.5(0/0)	-	-	-	-	-	
IIVIIVIT	3(0/0)	-	-	-	-	-	
	2(0/0)	-	-	-	-	-	
IMM2	3.5(0/0)	-	-	-	-	-	

Linear S12 Core Reference Manual, Rev. 1.01

Table 8-26. Unsigned Multiply-and-Accumulate (MACU) Execution Timing<sup>1</sup>

	Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
IMM4	3.5(0/0)	-	-	-	-	-	
REG	1.5(0/0)	2.5(0/0)	4(1/0)	4.5(1/0)	5.5(2/0)	6(2/0)	
IMMe4	3(0/0)	4(0/0)	5.5(1/0)	6(1/0)	7(2/0)	7.5(2/0)	
(IDX)	3(1/0)	4(1/0)	5.5(2/0)	6(2/0)	7(3/0)	7.5(3/0)	
(++IDX) (REG,IDX)	4.5(1/0)	5.5(1/0)	7(2/0)	7.5(2/0)	8.5(3/0)	9(3/0)	
(IDX1) (IDX3)	3.5(1/0)	4(1/0)	5.5(2/0)	6(2/0)	7(3/0)	7.5(3/0)	
(IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	5(1/0)	5.5(1/0)	7(2/0)	7.5(2/0)	8.5(3/0)	9(3/0)	
IDEC IDVI	4.5(2/0)	5.5(2/0)	7(3/0)	7.5(3/0)	8.5(4/0)	9(4/0)	
[REG,IDX]	6(2/0)	7(2/0)	8.5(3/0)	9(3/0)	10(4/0)	10.5(4/0)	
[IDX1] [IDX2]	5(2/0)	5.5(2/0)	7(3/0)	7.5(3/0)	8.5(4/0)	9(4/0)	
[EXT3]	6.5(2/0)	7(2/0)	8.5(3/0)	9(3/0)	10(4/0)	10.5(4/0)	

The rows with shaded background describe the instruction execution timing if at least one of the source operands for the implied multiply operation is bigger than 16 bits. Otherwise the instruction timing shown in the rows with white background is valid.

# 8.2.21 Divide and Modulo Instruction Execution Times (DIVS, DIVU, MODS, MODU)

Table 8-27 and Table 8-28 show the number of clock cycles required for execution of Signed Divide or Modulo (DIVS, MODS) and Unsigned Divide or Modulo (DIVU, MODU) operations.

Table 8-27. Signed Divide/Modulo (DIVS/MODS) Execution Timing<sup>1</sup>

	Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]
Dn	3+n(0/0)	-	-	-	-	-
IMM1	3+n(0/0)	-	-	-	-	-
IMM2 IMM4	3.5+n(0/0)	-	-	-	_	_

Linear S12 Core Reference Manual, Rev. 1.01



Table 8-27. Signed Divide/Modulo (DIVS/MODS) Execution Timing<sup>1</sup>

		Source1						
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]		
REG IMMe4	3+n(0/0)	4+n(0/0)	5.5+n(1/0)	6+n(1/0)	7+n(2/0)	7.5+n(2/0)		
(IDX) (++IDX) (REG,IDX)	4.5+n(1/0)	5.5+n(1/0)	7+n(2/0)	7.5+n(2/0)	8.5+n(3/0)	9+n(3/0)		
(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	5+n(1/0)	5.5+n(1/0)	7+n(2/0)	7.5+n(2/0)	8.5+n(3/0)	9+n(3/0)		
[REG,IDX]	6+n(2/0)	7+n(2/0)	8.5+n(3/0)	9+n(3/0)	10+n(4/0)	10.5+n(4/0)		
[IDX1] [IDX2] [EXT3]	6.5+n(2/0)	7+n(2/0)	8.5+n(3/0)	9+n(3/0)	10+n(4/0)	10.5+n(4/0)		

The letter 'n' denotes the number of cycles to be added depending on the size (number of bits divided by 2) of the dividend (or nominator) operand; 'n' is either 4, 8, 12 or 16.

Table 8-28. Unsigned Divide/Modulo (DIVU/MODU) Execution Timing<sup>1</sup>

	Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]
Dn	2.5+n(0/0)	-	-	-	-	-
IMM1	2.5+n(0/0)	-	-	-	-	-
IMM2 IMM4	3+n(0/0)	-	-	-	-	-
REG IMMe4	2.5+n(0/0)	3.5+n(0/0)	5+n(1/0)	5.5+n(1/0)	6.5+n(2/0)	7+n(2/0)
(IDX) (++IDX) (REG,IDX)	4+n(1/0)	5+n(1/0)	6.5+n(2/0)	7+n(2/0)	8+n(3/0)	8.5+n(3/0)
(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	4.5+n(1/0)	5+n(1/0)	6.5+n(2/0)	7+n(2/0)	8+n(3/0)	8.5+n(3/0)

Table 8-28. Unsigned Divide/Modulo (DIVU/MODU) Execution Timing<sup>1</sup>

		Source1					
Source2	Dn	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]	
[REG,IDX]	5.5+n(2/0)	6.5+n(2/0)	8+n(3/0)	8.5+n(3/0)	9.5+n(4/0)	10+n(4/0)	
[IDX1] [IDX2] [EXT3]	6+n(2/0)	6.5+n(2/0)	8+n(3/0)	8.5+n(3/0)	9.5+n(4/0)	10+n(4/0)	

The letter 'n' denotes the number of cycles to be added depending on the size (in number of bits divided by 2) of the dividend (or nominator) operand; 'n' is either 4, 8, 12 or 16.

## 8.2.22 Maximum and Minimum Instruction Execution Times (MAXS, MAXU, MINS, MINU)

Table 8-29 shows the number of clock cycles required for execution of the Minimum and Maximum operations (MAXS, MAXU, MINS, MINU).

Table 8-29. Minimum and Maximum Execution Timing

Operation	Cycles
<op> Dn,REG <op> Dn,#IMMe4</op></op>	2(0/0)
<op> Dn,(IDX) <op> Dn,(++IDX) <op> Dn,(REG,IDX)</op></op></op>	3.5(1/0)
<pre><op> Dn,(IDX1) <op> Dn,(IDX3) <op> Dn,(IDX2,REG) <op> Dn,(IDX3,REG) <op> Dn,EXT1 <op> Dn,EXT2 <op> Dn,EXT3</op></op></op></op></op></op></op></pre>	4(1/0)
<op> Dn,[REG,IDX]</op>	5(2/0)
<op> Dn,[IDX1] <op> Dn,[IDX3] <op> Dn,[EXT3]</op></op></op>	5.5(2/0)

#### 8.2.23 Shift Instruction Execution Times (ASL, ASR, LSL, LSR)

Table 8-30 shows the number of clock cycles required for execution of Shift operations (ASL, ASR, LSL, LSR) with a data-register as destination. Likewise Table 8-31 shows the number of clock cycles required for shifting a memory operand by 1 or 2.



Table 8-30. Shift (ASL, ASR, LSL, LSR) to Register Execution Timing

	Source1 (shift operand)					
Source2 (shift width)	Ds	REG IMMe4	(IDX) (++IDX) (REG,IDX)	(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	[REG,IDX]	[IDX1] [IDX3] [EXT3]
IMM (1 or 2)	1(0/0)	1.5(0/0)	2.5(1/0)	3(1/0)	4(2/0)	4.5(2/0)
IMM (331) REG	1(0/0)	2(0/0)	3.5(1/0)	4(1/0)	5(2/0)	5.5(2/0)
(IDX) (++IDX) (REG,IDX)	2.5(1/0)	3.5(1/0)	5(2/0)	5.5(2/0)	6.5(3/0)	7(3/0)
(IDX1) (IDX3) (IDX2,REG) (IDX3,REG) EXT1 EXT2 EXT3	3(1/0)	3.5(1/0)	5(2/0)	5.5(2/0)	6.5(3/0)	7(3/0)
[REG,IDX]	4(2/0)	5(2/0)	6.5(3/0)	7(3/0)	8.5(4/0)	9(4/0)
[IDX1] [IDX2] [EXT3]	4.5(2/0)	5(2/0)	6.5(3/0)	7(3/0)	8.5(4/0)	9(4/0)

Table 8-31. Execution Timing for Shifting a Memory Operand by 1 or 2

Operation	Cycles
<op> REG</op>	1(0/0)
<op>.bwpl (IDX) <op>.bwpl (++IDX) <op>.bwpl (REG,IDX)</op></op></op>	3.5(1/1)
<pre><op>.bwpl (IDX1) <op>.bwpl (IDX3) <op>.bwpl (IDX2,REG) <op>.bwpl (IDX3,REG) <op>.bwpl (IDX3,REG) <op>.bwpl EXT1 <op>.bwpl EXT2 <op>.bwpl EXT3</op></op></op></op></op></op></op></op></pre>	4(1/1)
<op>.bwpl [REG,IDX]</op>	5(2/1)
<op>.bwpl [IDX1] <op>.bwpl [IDX3] <op>.bwpl [EXT3]</op></op></op>	5.5(2/1)

#### 8.2.24 Rotate Instruction Execution Times (ROL, ROR)

Table 8-32 shows the number of clock cycles required for execution of Rotate operations (ROL, ROR).

Table 8-32. Rotate (ROL, ROR) Execution Timing

Operation	Cycles
<op> REG</op>	1(0/0)
<op>.bwpl (IDX) <op>.bwpl (++IDX) <op>.bwpl (REG,IDX)</op></op></op>	3.5(1/1)
<pre><op>.bwpl (IDX1) <op>.bwpl (IDX3) <op>.bwpl (IDX2,REG) <op>.bwpl (IDX3,REG) <op>.bwpl (IDX3,REG) <op>.bwpl EXT1 <op>.bwpl EXT2 <op>.bwpl EXT3</op></op></op></op></op></op></op></op></pre>	4(1/1)
<op>.bwpl [REG,IDX]</op>	5(2/1)
<op>.bwpl [IDX1] <op>.bwpl [IDX3] <op>.bwpl [EXT3]</op></op></op>	5.5(2/1)

#### 8.2.25 Bit Manipulation Instruction Execution Times (BCLR, BSET, BTGL)

Table 8-33 shows the number of clock cycles required for execution of a Bit-manipulation operation (BCLR, BSET, BTGL).

Table 8-33. Bit-Manipulation (BCLR, BSET, BTGL) Execution Timing

Operation	Cycles
<op> Di,#opr5i</op>	1.5(0/0)
<op> REG,#opr5i</op>	1.5(0/0)
<op> REG,Dn</op>	1.5(0/0)
<op>.bwl (IDX),#opr5i <op>.bwl (++IDX),#opr5i <op>.bwl (REG,IDX),#opr5i</op></op></op>	4(1/1)
<op>.bwl (IDX),Dn <op>.bwl (++IDX),Dn <op>.bwl (REG,IDX),Dn</op></op></op>	4(1/1)
<op>.bwl (IDX1),#opr5i <op>.bwl (IDX3),#opr5i <op>.bwl (IDX2,REG),#opr5i <op>.bwl (IDX3,REG),#opr5i <op>.bwl EXT1,#opr5i <op>.bwl EXT2,#opr5i <op>.bwl EXT3,#opr5i <op>.bwl (IDX1),Dn <op>.bwl (IDX3),Dn</op></op></op></op></op></op></op></op></op>	4.5(1/1)
<pre><op>.bw (IDX3,DI) <op>.bw (IDX3,REG),Dn <op>.bw (IDX3,REG),Dn <op>.bw EXT1,Dn <op>.bw EXT2,Dn <op>.bw EXT3,Dn</op></op></op></op></op></op></pre>	
<op>.bwl [REG,IDX],#opr5i <op>.bwl [REG,IDX],Dn</op></op>	5.5(2/1)



Table 8-33. Bit-Manipulation (BCLR, BSET, BTGL) Execution Timing

Operation	Cycles
<pre><op>.bwl [IDX1],#opr5i <op>.bwl [IDX3],#opr5i <op>.bwl [EXT3],#opr5i</op></op></op></pre>	6/2/4)
<op>.bwl [IDX1],Dn <op>.bwl [IDX3],Dn <op>.bwl [EXT3],Dn</op></op></op>	6(2/1)

#### 8.2.26 Bit Field Instruction Execution Times (BFEXT, BFINS)

Table 8-34 and Table 8-35 show the number of clock cycles required for execution of Bit Field operations (BFEXT, BFINS).

**Table 8-34. Bit Field Extract Execution Timing** 

Operation	Cycles	Operation	Cycles
BFEXT Dd,Ds,#width:offset	2(0/0)		
BFEXT Dd,Ds,Dp			
BFEXT Dd,REG,#width:offset BFEXT Dd,#IMMe4,#width:offset	2.5(0/0)	BFEXT REG,Ds,#width:offset	2(0/0)
BFEXT Dd,REG,Dp BFEXT Dd,#IMMe4,Dp	2.3(0/0)	BFEXT REG,Ds,REG,Dp	2(0/0)
BFEXT.bwpl Dd,(IDX),#width:offset BFEXT.bwpl Dd,(++IDX),#width:offset BFEXT.bwpl Dd,(REG,IDX),#width:offset BFEXT.bwpl Dd,(IDX),Dp BFEXT.bwpl Dd,(++IDX),Dp BFEXT.bwpl Dd,(REG,IDX),Dp	4(1/0)	BFEXT.bwpl (IDX),Ds,#width:offset BFEXT.bwpl (++IDX),Ds,#width:offset BFEXT.bwpl (REG,IDX),Ds,#width:offset BFEXT.bwpl (IDX),Ds,Dp BFEXT.bwpl (++IDX),Ds,Dp BFEXT.bwpl (REG,IDX),Ds,Dp	3.5(0/1)
BFEXT.bwpl Dd,(IDX1),#width:offset BFEXT.bwpl Dd,(IDX2,REG),#width:offset BFEXT.bwpl Dd,(IDX3,REG),#width:offset BFEXT.bwpl Dd,(IDX3,REG),#width:offset BFEXT.bwpl Dd,EXT1,#width:offset BFEXT.bwpl Dd,EXT2,#width:offset BFEXT.bwpl Dd,EXT3,#width:offset BFEXT.bwpl Dd,(IDX1),Dp BFEXT.bwpl Dd,(IDX3),Dp BFEXT.bwpl Dd,(IDX2,REG),Dp BFEXT.bwpl Dd,(IDX3,REG),Dp BFEXT.bwpl Dd,(EXT1,Dp BFEXT.bwpl Dd,EXT1,Dp BFEXT.bwpl Dd,EXT2,Dp BFEXT.bwpl Dd,EXT3,Dp	4(1/0)	BFEXT.bwpl (IDX1),Ds,#width:offset BFEXT.bwpl (IDX3),Ds,#width:offset BFEXT.bwpl (IDX2,REG),Ds,#width:offset BFEXT.bwpl (IDX3,REG),Ds,#width:offset BFEXT.bwpl EXT1,Ds,#width:offset BFEXT.bwpl EXT2,Ds,#width:offset BFEXT.bwpl EXT3,Ds,#width:offset BFEXT.bwpl (IDX1),Ds,Dp BFEXT.bwpl (IDX1),Ds,Dp BFEXT.bwpl (IDX3),Ds,Dp BFEXT.bwpl (IDX2,REG),Ds,Dp BFEXT.bwpl (IDX3,REG),Ds,Dp BFEXT.bwpl (IDX3,REG),Ds,Dp BFEXT.bwpl EXT1,Ds,Dp BFEXT.bwpl EXT2,Ds,Dp BFEXT.bwpl EXT2,Ds,Dp BFEXT.bwpl EXT3,Ds,Dp	3.5(0/1)
BFEXT.bwpl Dd,[REG,IDX],#width:offset BFEXT.bwpl Dd,[REG,IDX],Dp	5.5(2/0)	BFEXT.bwpl [REG,IDX],Ds,#width:offset BFEXT.bwpl [REG,IDX],Ds,Dp	5(1/1)
BFEXT.bwpl Dd,[IDX1],#width:offset BFEXT.bwpl Dd,[IDX3],#width:offset BFEXT.bwpl Dd,[EXT3],#width:offset	5.5(2/0)	BFEXT.bwpl [IDX1],Ds,#width:offset BFEXT.bwpl [IDX3],Ds,#width:offset BFEXT.bwpl [EXT3],Ds,#width:offset	5(1/1)
BFEXT.bwpl Dd,[IDX1],Dp BFEXT.bwpl Dd,[IDX3],Dp BFEXT.bwpl Dd,[EXT3],Dp	3.0(2/0)	BFEXT.bwpl [IDX1],Ds,Dp BFEXT.bwpl [IDX3],Ds,Dp BFEXT.bwpl [EXT3],Ds,Dp	3(1/1)

Table 8-35. Bit Field Insert Execution Timing

Operation	Cycles	Operation	Cycles
BFINS Dd,Ds,#width:offset	0.5(0(0)		
BFINS Dd,Ds,Dp	2.5(0/0)		
BFINS Dd,REG,#width:offset BFINS Dd,#IMMe4,#width:offset	2.5(0/0)	BFINS REG,Ds,#width:offset	2.5(0/0)
BFINS Dd,REG,Dp BFINS Dd,#IMMe4,Dp	2.5(0/0)	BFINS REG,Ds,REG,Dp	2.5(0/0)
BFINS.bwpl Dd,(IDX),#width:offset BFINS.bwpl Dd,(++IDX),#width:offset BFINS.bwpl Dd,(REG,IDX),#width:offset BFINS.bwpl Dd,(IDX),Dp BFINS.bwpl Dd,(++IDX),Dp BFINS.bwpl Dd,(REG,IDX),Dp	4(1/0)	BFINS.bwpl (IDX),Ds,#width:offset BFINS.bwpl (++IDX),Ds,#width:offset BFINS.bwpl (REG,IDX),Ds,#width:offset BFINS.bwpl (IDX),Ds,Dp BFINS.bwpl (++IDX),Ds,Dp BFINS.bwpl (REG,IDX),Ds,Dp	5(1/1)
BFINS.bwpl Dd,(IDX1),#width:offset BFINS.bwpl Dd,(IDX3),#width:offset BFINS.bwpl Dd,(IDX2,REG),#width:offset BFINS.bwpl Dd,(IDX3,REG),#width:offset BFINS.bwpl Dd,(IDX3,REG),#width:offset BFINS.bwpl Dd,EXT1,#width:offset BFINS.bwpl Dd,EXT3,#width:offset BFINS.bwpl Dd,(IDX1),Dp BFINS.bwpl Dd,(IDX1),Dp BFINS.bwpl Dd,(IDX2,REG),Dp BFINS.bwpl Dd,(IDX3,REG),Dp BFINS.bwpl Dd,(IDX3,REG),Dp BFINS.bwpl Dd,EXT1,Dp BFINS.bwpl Dd,EXT1,Dp BFINS.bwpl Dd,EXT2,Dp BFINS.bwpl Dd,EXT3,Dp	4(1/0)	BFINS.bwpl (IDX1),Ds,#width:offset BFINS.bwpl (IDX3),Ds,#width:offset BFINS.bwpl (IDX2,REG),Ds,#width:offset BFINS.bwpl (IDX3,REG),Ds,#width:offset BFINS.bwpl EXT1,Ds,#width:offset BFINS.bwpl EXT2,Ds,#width:offset BFINS.bwpl EXT3,Ds,#width:offset BFINS.bwpl (IDX1),Ds,Dp BFINS.bwpl (IDX3),Ds,Dp BFINS.bwpl (IDX2,REG),Ds,Dp BFINS.bwpl (IDX3,REG),Ds,Dp BFINS.bwpl EXT1,Ds,Dp BFINS.bwpl EXT1,Ds,Dp BFINS.bwpl EXT2,Ds,Dp BFINS.bwpl EXT3,Ds,Dp	5(1/1)
BFINS.bwpl Dd,[REG,IDX],#width:offset BFINS.bwpl Dd,[REG,IDX],Dp	5.5(2/0)	BFINS.bwpl [REG,IDX],Ds,#width:offset BFINS.bwpl [REG,IDX],Ds,Dp	6.5(2/1)
BFINS.bwpl Dd,[IDX1],#width:offset BFINS.bwpl Dd,[IDX3],#width:offset BFINS.bwpl Dd,[EXT3],#width:offset	5.5(2/0)	BFINS.bwpl [IDX1],Ds,#width:offset BFINS.bwpl [IDX3],Ds,#width:offset BFINS.bwpl [EXT3],Ds,#width:offset	6.5(2/1)
BFINS.bwpl Dd.[IDX1],Dp BFINS.bwpl Dd.[IDX3],Dp BFINS.bwpl Dd.[EXT3],Dp	J.J(2/0)	BFINS.bwpl [IDX1],Ds,Dp BFINS.bwpl [IDX3],Ds,Dp BFINS.bwpl [EXT3],Ds,Dp	0.3(2/1)

#### 8.2.27 Branch Always Instruction Execution Times (BRA)

Table 8-36 shows the number of clock cycles required for execution of the Unconditional Branch instruction (BRA).

The BRA instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

**Table 8-36. Unconditional Branch Execution Timing** 

Operation	Cycles
BRA oprdest	1.5(0/0)



#### 8.2.28 **Jump Instruction Execution Times (JMP)**

Table 8-37 shows the number of clock cycles required for execution of the Jump instruction (JMP).

The JMP instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Operation Cycles JMP EXT24 1.5(0/0) JMP (IDX) JMP (++IDX) 2.0(0/0) JMP (REG,IDX) JMP (IDX1) JMP (IDX3) JMP (IDX2,REG) JMP (IDX3,REG) 2.5(0/0) JMP EXT1 JMP EXT2 JMP EXT3 JMP [REG,IDX] 3(1/0) JMP [IDX1] JMP IDX3 3.5(1/0) JMP [EXT3]

**Table 8-37. Jump Execution Timing** 

#### 8.2.29 **Branch on CCR Condition Instruction Execution Times (Bcc)**

Table 8-38 shows the number of clock cycles required for execution of a Conditional Branch instruction (BHI/BLS, BCC/BCS, BNE/BEQ, BVC/BVS, BPL/BMI, BGE/BLT or BGT/BLE).

The Bcc instructions cause a reset of the instruction queue if the branch is taken. That means additional cycles to fetch new program-code may be required after execution of one of these instructions (for details please refer to Chapter 4, "Instruction Queue").

Table 8-38. Conditional Branch Execution Timing

Operation	Cycles (taken)	Cycles (not taken)
Bcc oprdest	1.5(0/0)	1(0/0)

#### 8.2.30 Branch on Bit-Value Instruction Execution Times (BRCLR, BRSET)

Table 8-39 shows the number of clock cycles required for execution of a Branch on Bit-Value instruction (BRCLR, BRSET).

The BRCLR/BRSET instructions cause a reset of the instruction queue if the branch is taken. That means additional cycles to fetch new program-code may be required after execution of one of these instructions (for details please refer to Chapter 4, "Instruction Queue").

Freescale Semiconductor 333

Linear S12 Core Reference Manual, Rev. 1.01

Table 8-39. Branch on Bit-Value Execution Timing

Operation	Cycles (taken)	Cycles (not taken)
<op> Di,#opr5i,oprdest</op>	3(0/0)	2.5(0/0)
<op> REG,#opr5i,oprdest</op>	3(0/0)	2.5(0/0)
<op> REG,Dn,oprdest</op>	0(0/0)	2.0(0/0)
<op>.bwl (IDX),#opr5i,oprdest <op>.bwl (++IDX),#opr5i,oprdest <op>.bwl (REG,IDX),#opr5i,oprdest <op>.bwl (IDX),Dn,oprdest <op>.bwl (++IDX),Dn,oprdest <op>.bwl (REG,IDX),Dn,oprdest <op>.bwl (REG,IDX),Dn,oprdest</op></op></op></op></op></op></op>	4.5(1/0)	4(1/0)
<op>.bwl (IDX1),#opr5i,oprdest <op>.bwl (IDX3),#opr5i,oprdest <op>.bwl (IDX2,REG),#opr5i,oprdest <op>.bwl (IDX3,REG),#opr5i,oprdest <op>.bwl EXT1,#opr5i,oprdest <op>.bwl EXT2,#opr5i,oprdest <op>.bwl EXT3,#opr5i,oprdest <op>.bwl EXT3,#opr5i,oprdest <op>.bwl (IDX1),Dn,oprdest <op>.bwl (IDX3),Dn,oprdest <op>.bwl (IDX2,REG),Dn,oprdest <op>.bwl (IDX3,REG),Dn,oprdest <op>.bwl EXT1,Dn,oprdest <op>.bwl EXT2,Dn,oprdest <op>.bwl EXT2,Dn,oprdest <op>.bwl EXT3,Dn,oprdest</op></op></op></op></op></op></op></op></op></op></op></op></op></op></op></op>	5(1/0)	4.5(1/0)
<op>.bwl [REG,IDX],#opr5i,oprdest <op>.bwl [REG,IDX],Dn,oprdest</op></op>	6(2/0)	5.5(2/0)
<pre><op>.bwl [IDX1],#opr5i,oprdest <op>.bwl [IDX3],#opr5i,oprdest <op>.bwl [EXT3],#opr5i,oprdest <op>.bwl [IDX1],Dn,oprdest <op>.bwl [IDX3],Dn,oprdest <op>.bwl [EXT3],Dn,oprdest</op></op></op></op></op></op></pre>	6.5(2/0)	6(2/0)

#### 8.2.31 Decrement and Branch Instruction Execution Times (DBcc)

Table 8-40 shows the number of clock cycles required for execution of a Decrement and Branch instruction (DBcc).

The DBcc instruction causes a reset of the instruction queue if the branch is taken. That means additional cycles to fetch new program-code may be required after execution of one of these instructions (for details please refer to Chapter 4, "Instruction Queue").

**Table 8-40. Decrement and Branch Execution Timing** 

Operation	Cycles (taken)	Cycles (not taken)
DBcc Di,oprdest DBcc xy,oprdest DBcc REG,oprdest	2.5(0/0)	2(0/0)
DBcc.bwpl (IDX),oprdest DBcc,bwpl (++IDX),oprdest DBcc.bwpl (REG,IDX),oprdest	4.5(1/1)	4(1/1)

Linear S12 Core Reference Manual, Rev. 1.01



Operation	Cycles (taken)	Cycles (not taken)
DBcc.bwpl (IDX1),oprdest DBcc.bwpl (IDX3),oprdest DBcc.bwpl (IDX2,REG),oprdest DBcc.bwpl (IDX3,REG),oprdest DBcc.bwpl EXT1,oprdest DBcc.bwpl EXT2,oprdest DBcc.bwpl EXT3,oprdest	5(1/1)	4.5(1/1)
DBcc.bwpl [REG,IDX],oprdest	6(2/1)	5.5(2/1)
DBcc.bwpl [IDX1],oprdest DBcc.bwpl [IDX3],oprdest DBcc.bwpl [EXT3],oprdest	6.5(2/1)	6(2/1)

**Table 8-40. Decrement and Branch Execution Timing** 

#### 8.2.32 Test and Branch Instruction Execution Times (TBcc)

Table 8-41 shows the number of clock cycles required for execution of a Test and Branch instruction (TBcc).

The TBcc instruction causes a reset of the instruction queue if the branch is taken. That means additional cycles to fetch new program-code may be required after execution of one of these instructions (for details please refer to Chapter 4, "Instruction Queue").

Operation	Cycles (taken)	Cycles (not taken)
TBcc Di,oprdest TBcc xy,oprdest TBcc REG,oprdest	2.5(0/0)	2(0/0)
TBcc.bwpl (IDX),oprdest TBcc,bwpl (++IDX),oprdest TBcc.bwpl (REG,IDX),oprdest	4(1/0)	3.5(1/0)
TBcc.bwpl (IDX1),oprdest TBcc.bwpl (IDX3),oprdest TBcc.bwpl (IDX2,REG),oprdest TBcc.bwpl (IDX3,REG),oprdest TBcc.bwpl EXT1,oprdest TBcc.bwpl EXT2,oprdest TBcc.bwpl EXT3,oprdest	4.5(1/0)	4(1/0)
TBcc.bwpl [REG,IDX],oprdest	5.5(2/0)	5(2/0)
TBcc.bwpl [IDX1],oprdest TBcc.bwpl [IDX3],oprdest TBcc.bwpl [EXT3],oprdest	6(2/0)	5.5(2/0)

**Table 8-41. Test and Branch Execution Timing** 

## 8.2.33 Jump Subroutine Instruction Execution Times (JSR)

Table 8-42 shows the number of clock cycles required for execution of the Jump-to-Subroutine instruction (JSR).

The JSR instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Linear S12 Core Reference Manual, Rev. 1.01

Table 8-42. Jump-to-Subroutine Execution Timing

Operation	Cycles
JSR EXT24	2.5(0/1)
JSR (IDX) JSR (++IDX) JSR (REG,IDX)	2.5(0/1)
JSR (IDX1) JSR (IDX3) JSR (IDX2,REG) JSR (IDX3,REG) JSR EXT1 JSR EXT2 JSR EXT3	3(0/1)
JSR [REG,IDX]	4(1/1)
JSR [IDX1] JSR [IDX3] JSR [EXT3]	4.5(1/1)

#### 8.2.34 Branch Subroutine Instruction Execution Times (BSR)

Table 8-43 shows the number of clock cycles required for execution of the Branch-to-Subroutine instruction (BSR).

The BSR instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Table 8-43. Branch-to-Subroutine Execution Timing

Operation	Cycles
BSR oprdest	2.5(0/1)

### 8.2.35 Return from Subroutine Instruction Execution Times (RTS)

Table 8-44 shows the number of clock cycles required for execution of the Return-from-Subroutine instruction (RTS).

The RTS instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Table 8-44. Return-fromSubroutine Execution Timing

Operation	Cycles
RTS	3(1/0)

#### 8.2.36 Machine Exception Sequence Execution Times

Table 8-45 shows the number of clock cycles required for execution of the Machine Exception Sequence.

Linear S12 Core Reference Manual, Rev. 1.01

337



The Machine Exception Sequence causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this sequence (for details please refer to Chapter 4, "Instruction Queue").

**Table 8-45. Machine Exception Execution Timing** 

Operation	Cycles
<machine exception=""></machine>	4(1/0)

#### 8.2.37 Hardware Interrupt Sequence Execution Times

Table 8-46 shows the number of clock cycles required for execution of the Hardware Interrupt Sequence.

The Hardware Interrupt Sequence causes a reset of the instruction queue. That means additional cycles to fetch new program-code may be required after execution of this sequence (for details please refer to Chapter 4, "Instruction Queue"). Due to separated busses for program-code and data the program-code fetches can be done in parallel to the exception stacking sequence. Ideally, the source of the program-code for the Interrupt Service Routine (usually NVM) differs from the destination of the stack cycles (usually SRAM) so the cycles required for fetching the new program-code are not visible as an additional delay before instruction execution continues.

**Table 8-46. No-Operation Execution Timing** 

Operation	Cycles
<hardware interrupt=""></hardware>	8(1/8)

#### 8.2.38 Unimplemented Op-code Trap Execution Times (SPARE, TRAP)

Table 8-47 shows the number of clock cycles required for execution of the No-Operation instruction (NOP).

The SPARE and TRAP instructions cause a reset of the instruction queue. That means additional cycles to fetch new program-code may be required after execution of one of these op-codes (for details please refer to Chapter 4, "Instruction Queue"). Due to separated busses for program-code and data the program-code fetches can be done in parallel to the exception stacking sequence. Ideally, the source of the program-code for the Interrupt Service Routine (usually NVM) differs from the destination of the stack cycles (usually SRAM) so the cycles required for fetching the new program-code are not visible as an additional delay before instruction execution continues.

**Table 8-47. Unimplemented Op-code Trap Execution Timing** 

Operation	Cycles
SPARE TRAP num	8(1/8)

Linear S12 Core Reference Manual, Rev. 1.01

# 8.2.39 Software Interrupt and System Call Instruction Execution Times (SWI, SYS)

Table 8-48 shows the number of clock cycles required for execution of the No-Operation instruction (NOP).

The SWI and SYS instructions cause a reset of the instruction queue. That means additional cycles to fetch new program-code may be required after execution of one of these instructions (for details please refer to Chapter 4, "Instruction Queue"). Due to separated busses for program-code and data the program-code fetches can be done in parallel to the exception stacking sequence. Ideally, the source of the program-code for the Interrupt Service Routine (usually NVM) differs from the destination of the stack cycles (usually SRAM) so the cycles required for fetching the new program-code are not visible as an additional delay before instruction execution continues.

**Table 8-48. Software Interrupt Execution Timing** 

Operation	Cycles
SWI SYS	8(1/8)

#### 8.2.40 Return from Interrupt Instruction Execution Times (RTI)

Table 8-49 shows the number of clock cycles required for execution of the Return-from-Interrupt instruction (RTI).

The RTI instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Table 8-49. Return-from-Interrupt Execution Timing

Operation	Cycles
RTI (no pending interrupt)	6.5(8/0)
RTI (pending interrupt)	8.5(9/0)

#### 8.2.41 Low Power Instruction Execution Times (WAI, STOP)

Table 8-50 shows the number of clock cycles required for execution of Low-power Stop or Wait instructions (STOP, WAI).

The STOP or WAI instructions cause a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of one of these instructions if the low-power state is left with an interrupt (for details please refer to Chapter 4, "Instruction Queue").



Table 8-50. Low-Power Stop/Wait Execution Timing

Operation	Cycles		
	Enter Wait	5(0/8)	
WAI (CPU in supervisor state)	Exit Wait (interrupt)	3(1/0)	
	Exit Wait (continue)	1(0/0)	
WAI (CPU in user state)	1(0/0)		
	Enter Stop	5(0/8)	
STOP (STOP enabled and	Exit Stop (interrupt)	3(1/0)	
CPU in supervisor state)	Exit Stop (continue)	1(0/0)	
STOP (STOP disabled or CPU in user state)	1(0/0)		

# 8.2.42 Go to Active Background Debug Mode Instruction Execution Times (BGND)

Table 8-51 shows the number of clock cycles required for execution of the Go to Active Background Debug Mode instruction (BGND).

The BGND instruction causes a reset of the instruction queue. That means additional cycles to fetch new program-code are required after execution of this instruction (for details please refer to Chapter 4, "Instruction Queue").

Table 8-51. Go to Active Background Debug Mode Execution Timing

Operation	Cycles
BGND (BDC disabled)	1(0/0)
BGND (BDC enabled)	S12Z CPU halted until BDC 'Go' command is executed



# **Chapter 9 Data Bus Operation**

#### 9.1 Introduction

The S12Z CPU features two independent bus interfaces. One is used for fetching program code, the other is used to transfer data from/to the CPU to/from memory or peripheral modules.

The S12Z CPU program bus interface is restricted to aligned 32-bit read-transfers.

The S12Z CPU data bus interface, while also operating on 32-bit address boundaries, supports transfers of all native data types. That means 8-bit, 16-bit, 24-bit and 32-bit transfers are supported.

#### 9.2 Access Timing

The S12Z CPU data bus supports both read and write accesses. Each kind of access has a minimum number of bus-clock cycles defined which are required to complete the access:

- Write accesses take at least 0.5 bus-clock cycles.
- Read accesses take at least 1 bus-clock cycle.

However, it must be mentioned that the S12Z CPU data bus interface features mechanisms to add wait-cycles to adjust the access timing to different timing requirements of peripheral modules and memories.

Please refer to the Device Reference Manual for details on implemented bus access timing for different bus targets.

#### 9.3 Data Transfer Alignment

All data types supported by the S12Z CPU data bus interface must be Byte-aligned. The alignment of the operand data on the data bus is done automatically, depending on address alignment.

However, due to the fact that all data bus transfers are done on 32-bit address boundaries, there are combinations of address alignment and transfer sizes which require the data transfer to be split into two consecutive bus accesses. The second bus access is then done on the next 32-bit address boundary. The two accesses required to complete a split bus transfer are initiated back-to-back.

Please refer to Table 9-1 for details on transfer sizes, address alignment and number of bus accesses required to complete the transfer. The alignment of the operand bytes on the data bus is done automatically and is only listed here for information.

Table 9-1. Data Transfer Alignment for Read and Write Cycles

Transfer Cir.	Address Alignment	Number of		Data Ali	gnment <sup>1</sup>	
Transfer Size	[A1:A0]	Accesses Required	[D31:D24]	[D23:D16]	[D15:D8]	[D7:D0]
	00	1	[OP7:OP0]	_	_	_
Byte	01	1	-	[OP7:OP0]	_	_
(8-bit)	10	1	-	-	[OP7:OP0]	-
	11	1	-	-	_	[OP7:OP0]
	00	1	[OP15:OP8]	[OP7:OP0] –		_
Word	01	1	-	[OP15:OP8]	[OP7:OP0]	-
(16-bit)	10	1	-	-	[OP15:OP8]	[OP7:OP0]
	11	2	[OP7:OP0]	_	_	[OP15:OP8]
	00	1	[OP23:OP16]	[OP15:OP8] [OP7:OP0]		-
Pointer	01	1	-	[OP23:OP16]	[OP15:OP8]	[OP7:OP0]
(24-bit)	10	2	[OP7:OP0]	_	[OP23:OP16]	[OP15:OP8]
	11	2	[OP15:OP8]	[OP7:OP0]	_	[OP23:OP16]
	00	1	[OP31:OP24]	[OP23:OP16]	[OP15:OP8]	[OP7:OP0]
Long Word	01	2	[OP7:OP0]	[OP31:OP24]	[OP23:OP16]	[OP15:OP8]
(32-bit)	10	2	[OP15:OP8]	[OP7:OP0]	[OP31:OP24]	[OP23:OP16]
	11	2	[OP23:OP16]	[OP15:OP8]	[OP7:OP0]	[OP31:OP24]

<sup>1</sup> The operand bytes in shaded fields are transferred in the second access of a split bus transfer



# **Appendix A Instruction Reference**

#### A.1 Introduction

This appendix provides quick reference tables for the instruction set, opcode map, and postbyte encoding. The nomenclature used in the instruction descriptions in Table A-1 are explained in Section 1.3, "Symbols and Notation".



## A.2 S12Z Instruction Set Summary Table

The table below provides a summary of all CPU S12Z instructions, their operation, addressing modes, machine coding and condition code effects.

Table A-1. S12Z Instruction Set Summary (Sheet 1 of 17)

Source Form	Operation	Address	Machine Coding (hex)		on Codes
Course Form	Operation	Mode(s)	wacrime County (nex)	S X - I	NZVC
ABS Di	$ (D_i)  \Rightarrow D_i$ Replace $D_i$ with the Absolute Value of $D_i$	INH	1B 4n		- Δ Δ Δ -
ADC Di,#oprimmsz	$(D_i) + (M) + C \Rightarrow D_i$	IMM1	1B 5p i1		- Δ Δ Δ Δ
	Add with Carry to D <sub>i</sub>	IMM2	1B 5p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	1B 5p i4 i3 i2 i1		
ADC Di,oprmemreg	M can be a memory operand or another register D <sub>i</sub>	OPR	1B 6n xb		
	, , , , , , , , , , , , , , , , , , , ,	OPR1	1B 6n xb x1		
		OPR2	1B 6n xb x2 x1		
		OPR3	1B 6n xb x3 x2 x1		
ADD Di,#oprimmsz	$(D_i) + (M) \Rightarrow D_i$	IMM1	5p i1		- Δ Δ Δ Δ
	Add without Carry to D <sub>i</sub>	IMM2	5p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	5p i4 i3 i2 i1		
ADD Di,oprmemreg	M can be a memory operand or another register D <sub>i</sub>	OPR	6n xb	_	
188 Bijopinionirog	in our be a mornery operand or another regions by	OPR1	6n xb x1		
		OPR2	6n xb x2 x1		
		OPR3	6n xb x3 x2 x1		
AND Di,#oprimmsz	$(D_i) \& (M) \Rightarrow D_i$	IMM1	5p i1		ΔΔ0-
AND DI,#OPHININS2	1, 4, 5, 7, 1,	IMM2	5p i2 i1		-   4 4 5
	Bitwise AND D <sub>i</sub> with Memory	IMM4	1 -		
AND Discourse	Memory operand M is the same size as D <sub>i</sub>		5p i4 i3 i2 i1		
AND Di,oprmemreg	M can be a memory operand or another register D <sub>j</sub>	OPR	6q xb		
	if D <sub>j</sub> wider, AND D <sub>i</sub> with low portion of D <sub>j</sub>	OPR1	6q xb x1		
	if D <sub>j</sub> narrower, AND D <sub>i</sub> with zero-extended D <sub>j</sub>	OPR2	6q xb x2 x1		
		OPR3	6q xb x3 x2 x1		<del>                                     </del>
ANDCC # <i>opr8i</i>	(CCL) & (M) ⇒ CCL Bitwise AND CCL with immediate byte in Memory (S, X, and I can only be changed in supervisor state)	IMM1	CE i1	s s s	
ASL Dd,Ds,Dn	(2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1	REG-REG	1n sb xb		ΔΔΔΔ
ASL Dd,Ds,#opr1i	C MCD LCD	REG-IMM	1n sb		
ASL Dd,Ds,#opr5i	C MSB LSB	REG-IMM	1n sb xb		
ASL.bwpl Dd,oprmemreg,#opr1i	Arithmetic Shift Left D <sub>s</sub> or memory, 0 to n positions	OPR-IMM	1n sb xb		
	where n+1 is the number of bits in the operand	OPR1-IMM	1n sb xb x1		
	The result is saved in register D <sub>d</sub> (encoded in the opcode).	OPR2-IMM	1n sb xb x2 x1		
		OPR3-IMM	1n sb xb x3 x2 x1		
ASL.bwpl Dd,oprmemreg,#opr5i	n is specified in postbyte sb, sb+xb, a byte-sized memory	OPR-IMM	1n sb xb xb		
	operand, or register D <sub>n</sub>	OPR1-IMM	1n sb xb x1 xb		
		OPR2-IMM	1n sb xb x2 x1 xb		
	If the destination is wider than the source, sign-extend to the	OPR3-IMM	1n sb xb x3 x2 x1 x1 xb		
ASL.bwpl Dd,oprmemreg,oprmemreg	width of the destination before shifting.	OPR-OPR	1n sb xb xb	_	
NOL. bwpr ba, opinienii eg, opinienii eg	If the destination is narrower than the source, shift and then	OPR-OPR1	1n sb xb xb 1n sb xb xb x1		
	truncate to the width of the destination.	OPR-OPR2	1n sb xb xb x1 1n sb xb xb x2 x1		
	if directle to the width of the destination.	OPR-OPR3	1n sb xb xb x2 x1		
	In the case of two OPR operands, the parameter n operand is	OPR1-OPR			
	the last operand in the source form and the object code.		In sb xb x1 xb		
	,				
			1n sb xb x1 xb x2 x1		
			1n sb xb x1 xb x3 x2 x1		
		OPR2-OPR	1n sb xb x2 x1 xb		
			1n sb xb x2 x1 xb x1		
			1n sb xb x2 x1 xb x2 x1		
			1n sb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR			
			1n sb xb x3 x2 x1 xb x1		
		OPR3-OPR2			
		OPR3-OPR3	1n sb xb x3 x2 x1 xb x3 x2 x1		
ASI hwnl onrmemred #opr1i	Chift mamon, location by 1 or 0 nosition	OPR-IMM	1n sb xb		
ASL.bwpl oprmemreg,#opr1i	Shift memory location by 1 or 2 position.	O1 11 11 11 11 11 11 11 11 11 11 11 11 1			
ASL.bwpl oprmemreg,#opr1i	Source and destination are the same memory operand	OPR1-IMM	1n sb xb x1		
ASL.bwpl oprmemreg,#opr1i					

Linear S12 Core Reference Manual, Rev. 1.01



#### Table A-1. S12Z Instruction Set Summary (Sheet 2 of 17)

Source Form	Operation	Address	Manking Ording (has)	Condition Codes		
Source Form	Operation	Mode(s)	Machine Coding (hex)	s x -	ı N Z V C	
ASR Dd,Ds,Dn	<del></del>	REG-REG	1n sb xb		- Δ Δ Δ Δ	
100.010.00		550 000				
ASR Dd,Ds,#opr1i	MSB LSB C	REG-IMM	1n sb			
ASR Dd,Ds,#opr5i	A 111	REG-IMM	1n sb xb			
ASR.bwpl Dd,oprmemreg,#opr1i	Arithmetic Shift Right D <sub>s</sub> or memory, 0 to n positions	OPR-IMM	1n sb xb			
	where n+1 is the number of bits in the operand	OPR1-IMM	1n sb xb x1			
	The result is saved in register D <sub>d</sub> (encoded in the opcode).	OPR2-IMM	1n sb xb x2 x1			
	n is specified in postbyte sb, sb+xb, a byte-sized memory	OPR3-IMM	1n sb xb x3 x2 x1			
ASR.bwpl Dd,oprmemreg,#opr5i	operand, or register D <sub>n</sub>	OPR-IMM	1n sb xb xb			
	operation, or register by	OPR1-IMM	1n sb xb x1 xb			
	If the destination is wider than the source, sign-extend to the	OPR2-IMM	1n sb xb x2 x1 xb			
	width of the destination.	OPR3-IMM	1n sb xb x3 x2 x1 x1 xb			
ASR.bwpl Dd,oprmemreg,oprmemreg		OPR-OPR	1n sb xb xb			
	If the destination is narrower than the source, shift and then	OPR-OPR1	1n sb xb xb x1			
	truncate to the width of the destination.	OPR-OPR2	1n sb xb xb x2 x1			
		OPR-OPR3	1n sb xb xb x3 x2 x1			
	In the case of two OPR operands, the parameter n operand is	OPR1-OPR	1n sb xb x1 xb			
	the last operand in the source form and the object code.	OPR1-OPR1	1n sb xb x1 xb x1			
		OPR1-OPR2	1n sb xb x1 xb x2 x1			
		OPR1-OPR3	1n sb xb x1 xb x3 x2 x1			
		OPR2-OPR	1n sb xb x2 x1 xb			
		OPR2-OPR1	1n sb xb x2 x1 xb x1			
		OPR2-OPR2	1n sb xb x2 x1 xb x2 x1			
		OPR2-OPR3	1n sb xb x2 x1 xb x3 x2 x1			
		OPR3-OPR	1n sb xb x3 x2 x1 xb	_		
		OPR3-OPR1	1n sb xb x3 x2 x1 xb x1			
		OPR3-OPR2				
		OPR3-OPR3				
ASR.bwpl oprmemreg,#opr1i	Shift memory location by 1 or 2 position.	OPR-IMM	1n sb xb	_		
Э, эр	Source and destination are the same memory operand	OPR1-IMM	1n sb xb x1			
		OPR2-IMM	1n sb xb x2 x1			
		OPR3-IMM	1n sb xb x3 x2 x1			
BCC oprdest	Branch if Carry Clear (if C = 0)	R7	24 rb		<del> </del>	
200 06.400.	Statistical Grant (ii G G)	R15	24 rb r1			
BCLR <i>Di</i> ,# <i>opr5i</i>	(M) & $\sim$ bitn $\Rightarrow$ M or (D <sub>i</sub> ) & $\sim$ bitn $\Rightarrow$ D <sub>i</sub>	REG-IMM	EC bm		- Δ Δ 0 Δ	
BCLR.bwl oprmemreg,#opr5i	Clear Bit n in Memory or in D <sub>i</sub>	OPR-IMM	EC bm xb			
BOLITI.BWI Opinienii eg,ii opioi	where n is the number of the bit to be cleared	OPR1-IMM	EC bm xb x1			
	n is specified in an immediate value or D <sub>n</sub>	OPR2-IMM	EC bm xb x2 x1			
	n is encoded in the postbyte (sb)	OPR3-IMM	EC bm xb x3 x2 x1			
BCLR.bwl oprmemreg,Dn	~bitn is a mask with all bits except bit n set	OPR-REG	EC bm xb	_		
BOLH.bwi opinienireg,bii	N and Z set/cleared based on the result, V cleared	OPR1-REG	EC bm xb x1			
	C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	OPR2-REG	EC bm xb x2 x1			
		OPR3-REG	EC bm xb x2 x1 EC bm xb x3 x2 x1			
BCS anreast	Branch if Carry Set	R7	25 rb		+	
BCS oprdest	(if C = 1)			[	-	
DEO anydost	,	R15	25 rb r1	_		
BEQ oprdest	Branch if Equal (if Z = 1)	R7	27 rb		-	
	(II Z = 1)	R15	27 rb r1			



#### Table A-1. S12Z Instruction Set Summary (Sheet 3 of 17)

Source Form	Operation	Address	Machine Coding (hex)	Conditi	on Codes
Jouice Foilli	Орегация	Mode(s)	wachine coding (nex)	s x -	1 N Z V C
BFEXT <i>Dd</i> , <i>Ds</i> , <i>Dp</i>	Extract bit field with width w and offset o from D <sub>s</sub> or a memory	RG-RG-RG	1B 0q bb		- Δ Δ 0 -
BFEXT Dd,Ds,#width:offset	operand, and store it into the low order bits of D <sub>d</sub> or memory	RG-RG-IMM	1B 0q bb i1		
BFEXT.bwpl Dd,oprmemreg,Dp	(filling unused bits with 0). Operands in the source code are in	RG-OP-RG	1B 0q bb xb		
	the order destination, source, parameter	RG-OP1-RG	1B 0q bb xb x1		
	Parameter is encode in the low 10 bits of D <sub>p</sub> or an	RG-OP2-RG	1B 0g bb xb x2 x1		
	immediate operand as two 5-bit values w:o	RG-OP3-RG	1B 0g bb xb x3 x2 x1		
BFEXT.bwpl oprmemreg,Ds,Dp	w=0 is treated as 32	OP-RG-RG	1B 0g bb xb		
Si Exti.empi opinioniiog,ee,ep	(0b00010 01000) means 2 bits beginning at bit-8	OP1-RG-RG	_		
	The source operand or destination operand must be a	OP2-RG-RG	1B 0q bb xb x1		
	register (memory to memory not allowed)	OP3-RG-RG	_		
DEEXT book Del announce il videb offer t		RG-OP-IMM	-		
BFEXT.bwpl Dd,oprmemreg,#width:offset		1	1B 0q bb i1 xb		
		RG-OP1-IMM			
		RG-OP2-IMM	1 =		
			1B 0q bb i1 xb x3 x2 x1		
BFEXT.bwpl oprmemreg,Ds,#width:offset		OP-RG-IMM	1B 0q bb i1 xb		
		OP1-RG-IMM	1B 0q bb i1 xb x1		
		OP2-RG-IMM	1B 0g bb i1 xb x2 x1		
		OP3-RG-IMM	1B 0g bb i1 xb x3 x2 x1		
BFINS Dd,Ds,Dp	Insert bit field with width w from the low order bits of D <sub>s</sub> or a	RG-RG-RG	1B 0g bb		- Δ Δ 0 -
BFINS Dd,Ds,#width:offset	memory operand into D <sub>d</sub> or a memory operand beginning at	RG-RG-IMM	-		
	offset bit number o. Operands in the source code are in the		<u> </u>		
BFINS.bwpl Dd,oprmemreg,Dp	· ·	RG-OP-RG	1B 0q bb xb		
	order destination, source, parameter	RG-OP1-RG	1B 0q bb xb x1		
	Parameter is encode in the low 10 bits of D <sub>p</sub> or an immediate	RG-OP2-RG	1B 0q bb xb x2 x1		
	operand as two 5-bit values w:o	RG-OP3-RG	1B 0q bb xb x3 x2 x1		
BFINS.bwpl oprmemreg,Ds,Dp	w=0 is treated as 32	OP-RG-RG	1B 0q bb xb		
	(0b00010 01000) means 2 bits beginning at bit-8	OP1-RG-RG	1B 0g bb xb x1		
	The source operand or destination operand must be a register (memory to memory not allowed)	OP2-RG-RG	1B 0g bb xb x2 x1		
	register (memory to memory not allowed)	OP3-RG-RG			
BFINS.bwpl Dd,oprmemreg,#width:offset		RG-OP-IMM	1B 0q bb i1 xb		
ino.bwpi ba,opimeimeg,#wiain.onset		1	_		
			1B 0q bb i1 xb x1		
		RG-OP2-IMM	1 =		
			1B 0q bb i1 xb x3 x2 x1		
BFINS.bwpl oprmemreg,Ds,#width:offset		OP-RG-IMM	1B 0q bb i1 xb		
		OP1-RG-IMM	1B 0q bb i1 xb x1		
		OP2-RG-IMM	1B 0q bb i1 xb x2 x1		
		OP3-RG-IMM	1B 0g bb i1 xb x3 x2 x1		
BGE oprdest	Branch if Greater Than or Equal	R7	2C rb		
	(if N ^ V = 0) (signed)	R15	2C rb r1		
BGND	Place CPU in Background Mode	INH	00		
-	Branch if Greater Than	R7			
BGT oprdest		l	2E rb		-
	(if Z   (N ^ V) = 0) (signed)	R15	2E rb r1		
BHI <i>oprdest</i>	Branch if Higher	R7	22 rb		-
	(if C   Z = 0) (unsigned)	R15	22 rb r1		
BHS oprdest	Branch if Higher or Same (same function as BCC)	R7	24 rb		
	(if C = 0) (unsigned)	R15	24 rb r1		
BIT <i>Di</i> ,# <i>oprimmsz</i>	(D <sub>i</sub> ) & (M)	IMM1	1B 5p i1		- ΔΔ0 -
	Bitwise AND D <sub>i</sub> with Memory	IMM2	1B 5p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	1B 5p i4 i3 i2 i1		
BIT Di,oprmemreq	M can be a memory operand or another register D <sub>i</sub>	OPR	1B 6g xb		
511 Bi, opinienii eg	if D <sub>i</sub> wider, AND D <sub>i</sub> with low portion of D <sub>i</sub>	OPR1	1B 6q xb x1		
	1 1 ' ' 1	1	_		
	if D <sub>j</sub> narrower, AND D <sub>j</sub> with zero-extended D <sub>j</sub>	OPR2	1B 6q xb x2 x1		
	Does not change D <sub>i</sub> , D <sub>j</sub> , or Memory	OPR3	1B 6q xb x3 x2 x1		
BLE oprdest	Branch if Less Than or Equal	R7	2F rb		
	(if Z   (N ^ V) = 1) (signed)	R15	2F rb r1		
BLO oprdest	Branch if Lower (same function as BCS)	R7	25 rb		
	(if C = 1) (unsigned)	R15	25 rb r1		
BLS oprdest	Branch if Lower or Same	R7	23 rb		
DEG opticol	(if C   Z = 1) (unsigned)	l	I	[	
OLTdeet	1	R15	23 rb r1		1
BLT oprdest	Branch if Less Than	R7	2D rb		-
	(if N ^ V = 1) (signed)	R15	2D rb r1		
BMI oprdest	Branch if Minus	R7	2B rb		
	(if N = 1)	R15	2B rb r1		
BNE oprdest	Branch if Not Equal	R7	26 rb		
			1		

#### Linear S12 Core Reference Manual, Rev. 1.01



#### Table A-1. S12Z Instruction Set Summary (Sheet 4 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)	Conditio	
BPL oprdest	Branch if Plus	R7	2A rb		
	(if N = 0)	R15	2A rb r1		
BRA <i>oprdest</i>	Branch Always	R7	20 rb		
	(if 1 = 1)	R15	20 rb r1		
BRCLR <mark>Di,#opr5i,oprdest</mark>	Branch if (M) & bitn = 0 or if (D <sub>i</sub> ) & bitn = 0	REG-IMM-R7	02 bm rb		4
	Test Bit n in Memory or in D <sub>i</sub> and branch if clear		02 bm rb r1		
RCLR.bwl oprmemreg,#opr5i,oprdest	n is specified in an immediate value or D <sub>n</sub>	OP-IMM-R7	02 bm xb rb		
	n is encoded in the postbyte (sb)		02 bm xb rb r1		
	bitn is a mask with only bit n set Branch offset is 7 bits or 15 bits	OP1-IMM-R7	02 bm xb x1 rb		
	Dianon onserts 7 bits of 13 bits	OP1-IMM-R15	02 bm xb x1 rb r1 02 bm xb x2 x1 rb		
		•	02 bm xb x2 x1 rb 02 bm xb x2 x1 rb r1		
		OP3-IMM-R7	02 bm xb x3 x2 x1 rb r1		
			02 bm xb x3 x2 x1 rb r1		
RCLR.bwl oprmemreg, Dn, oprdest	<u> </u>		02 bm xb rb		
noch.bwi opimemieg,bn,opidesi			02 bm xb rb r1		
		1	02 bm xb x1 rb		
			02 bm xb x1 rb r1		
		1	02 bm xb x2 x1 rb		
		1	02 bm xb x2 x1 rb r1		
			02 bm xb x3 x2 x1 rb		
			02 bm xb x3 x2 x1 rb r1		
RSET Di,#opr5i,oprdest	Branch if (M) & bitn = 0 or if ( $D_i$ ) & bitn = 0	REG-IMM-R7			
	Test Bit n in Memory or in D <sub>i</sub> and branch if set	1	03 bm rb r1		
RSET.bwl oprmemreg,#opr5i,oprdest	n is specified in an immediate value or D <sub>n</sub>	<b>I</b>	03 bm xb rb		
3, 4, 4, 4,	n is encoded in the postbyte (sb)	1	03 bm xb rb r1		
	bitn is a mask with only bit n set	OP1-IMM-R7	03 bm xb x1 rb		
	Branch offset is 7 bits or 15 bits	OP1-IMM-R15	03 bm xb x1 rb r1		
		OP2-IMM-R7	03 bm xb x2 x1 rb		
		OP2-IMM-R15	03 bm xb x2 x1 rb r1		
		OP3-IMM-R7	03 bm xb x3 x2 x1 rb		
		OP3-IMM-R15	03 bm xb x3 x2 x1 rb r1		
RSET.bwl oprmemreg,Dn,oprdest		OP-REG-R7	03 bm xb rb		
		OP-REG-R15	03 bm xb rb r1		
		OP1-REG-R7	03 bm xb x1 rb		
		<b>I</b>	03 bm xb x1 rb r1		
		OP2-REG-R7	03 bm xb x2 x1 rb		
			03 bm xb x2 x1 rb r1		
		OP3-REG-R7	03 bm xb x3 x2 x1 rb		
			03 bm xb x3 x2 x1 rb r1		
SET Di,#opr5i	$(M) \mid bitn \Rightarrow M \text{ or } (D_i) \mid bitn \Rightarrow D_i$	REG-IMM	ED bm		ΔΔ0.
SET. <i>bwl oprmemreg</i> ,# <i>opr5i</i>	Set Bit n in Memory or in D <sub>i</sub>	OPR-IMM	ED bm xb		
	where n is the number of the bit to be set	OPR1-IMM	ED bm xb x1		
	n is specified in an immediate value or D <sub>n</sub> n is encoded in the postbyte (sb)	OPR2-IMM	ED bm xb x2 x1		
CFT hud anymamyas Da	bitn is a mask with only bit n set	OPR3-IMM	ED bm xb x3 x2 x1		
SET.bwl oprmemreg,Dn	N and Z set/cleared based on the result, V cleared	OPR-REG	ED bm xb		
	C equal the original value of bitn in M or D <sub>i</sub> (semaphore)	OPR1-REG	ED bm xb x1		
		OPR2-REG OPR3-REG	ED bm xb x2 x1		
SD anreact	(SP) – 3 ⇒ SP:	R7	ED bm xb x3 x2 x1		
SR oprdest	$(SP) - 3 \Rightarrow SP$ ; $ RTNH:RTNM:RTNL \Rightarrow M(SP):M(SP+1):M(SP+2)$ ;	R15	21 rb 21 rb r1		
	Subroutine Address ⇒ PC	nio	ZIFDFI		
	Branch to Subroutine				
TGL <i>Di</i> ,# <i>opr5i</i>	$(M) \land bitn \Rightarrow M \text{ or } (D_i) \land bitn \Rightarrow D_i$	REG-IMM	EE bm		ΔΔΟ
TGL.bwl oprmemreg,#opr5i	Toggle Bit n in Memory or in D <sub>i</sub>	OPR-IMM	EE bm xb		
	where n is the number of the bit to be changed	OPR1-IMM	EE bm xb x1		
	n is specified in an immediate value or $\mathrm{D}_{\mathrm{n}}$	OPR2-IMM	EE bm xb x2 x1		
	n is encoded in the postbyte (sb)	OPR3-IMM	EE bm xb x3 x2 x1		
TGL. <i>bwl oprmemreg</i> , <i>Dn</i>	bitn is a mask with only bit n set	OPR-REG	EE bm xb		
	N and Z set/cleared based on the result, V cleared C equal the original value of bitn in M or D; (semaphore)	OPR1-REG	EE bm xb x1		
	o cyddi the original value of bith in ivi of b <sub>i</sub> (semdphore)	OPR2-REG	EE bm xb x2 x1		
<u></u>		OPR3-REG	EE bm xb x3 x2 x1		
VC oprdest	Branch if Overflow Bit Clear	R7	28 rb		
	(if V = 0)	R15	28 rb r1	1 1	

Linear S12 Core Reference Manual, Rev. 1.01

#### Table A-1. S12Z Instruction Set Summary (Sheet 5 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)		on Codes I N Z V C
BVS oprdest	Branch if Overflow Bit Set	R7	29 rb		
0.5	(if V = 1)	R15	29 rb r1		
CLB cpureg,cpureg	count leading sign bits count leading sign bits of (r1) and put the result into r2 result is either a positive number or zero only data-registers D0-D7 are allowed for r1 and r2	REG-REG	1B 91 cb		- 0 Δ 0 -
CLC	0 ⇒ C Translates to ANDCC #\$FE	IMM1	CE FE		0
CLI	0 ⇒ I; (I bit can only be changed in supervisor state)  Translates to ANDCC #\$EF  (enables I interrupts)	IMM1	CE EF	0	1
CLR Di	0 ⇒ D <sub>i</sub> Clear data register D <sub>i</sub>	INH	3q		-0100
CLR.bwpl oprmemreg	0 ⇒ M Clear Memory operand M	OPR	Bp xb		
· · · · · ·	Memory operand M can be 1, 2, 3, or 4 bytes	OPR1	Bp xb x1		
	use .B for D0,D1; .W for D2~D5; and .L for D6,D7	OPR2	Bp xb x1 x2		
		OPR3	Bp xb x1 x2 x3		
CLR X	0 ⇒ X Clear index register X	INH	9A		
CLR Y	0 ⇒ Y Clear index register Y	INH	9B		
CLV	0 ⇒ V  Translates to ANDCC #\$FD	IMM1	CE FD		0 -
CMP Di,#oprimmsz	(D <sub>i</sub> ) – (M)	IMM1	Ep i1		- Δ Δ Δ Δ
2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Compare D <sub>i</sub> with Memory	IMM2	Ep i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	Ep i4 i3 i2 i1		
CMP Di,oprmemreg	M can be a memory operand or another register D <sub>i</sub>	OPR	Fn xb		
7-7-1-13	D <sub>i</sub> determines the size of the operation	OPR1	Fn xb x1		
	If D <sub>i</sub> smaller than D <sub>i</sub> , zero-extend D <sub>i</sub>	OPR2	Fn xb x2 x1		
	If D <sub>i</sub> larger than D <sub>i</sub> , truncate D <sub>i</sub>	OPR3	Fn xb x3 x2 x1		
CMP xy,#opr24i	(xy) – (M:M+1:M+2)	IMM3	Ep i3 i2 i1		
CMP xy,oprmemreg	Compare X or Y with Memory	OPR	Fp xb		
Own xy,opinicinicg	Compare X or 1 will wonory	OPR1	Fp xb x1		
		OPR2	Fp xb x2 x1		
		OPR3	Fp xb x3 x2 x1		
CMP S,#opr24i	(SP) – (M:M+1:M+2)	IMM3	1B 04 i3 i2 i1		
CMP S,oprmemreg	Compare stack pointer SP with Memory	OPR	1B 02 xb		
	,	OPR1	1B 02 xb x1		
		OPR2	1B 02 xb x2 x1		
		OPR3	1B 02 xb x3 x2 x1		
CMP X.Y	(X) – (Y) Compare X with Y	INH	FC		
COM.bwl oprmemreg	$\sim$ (M) $\Rightarrow$ M equivalent to \$FF - (M) $\Rightarrow$ M	OPR	Cp xb		- Δ Δ 0 -
	$\sim$ (D <sub>i</sub> ) $\Rightarrow$ D <sub>i</sub> equivalent to \$FF - (D <sub>i</sub> ) $\Rightarrow$ D <sub>i</sub>	OPR1	Cp xb x1		
	1's Complement Memory Location or Di	OPR2	Cp xb x2 x1		
	Memory operand M can be 1, 2, or 4 bytes	OPR3	Cp xb x3 x2 x1		
	use .B for D0,D1; .W for D2~D5; and .L for D6,D7				
DBcc Di,oprdest	$(D_i) - 1 \Rightarrow D_i$ Decrement and branch	REG-R7	OB 1b rb		
		REG-R15	0B lb rb r1		
DBcc xy,oprdest	$(X) - 1 \Rightarrow X$ or $(Y) - 1 \Rightarrow Y$ Decrement and branch	REG-R7	OB 1b rb		
		REG-R15	0B lb rb r1		
DBcc.bwpl oprmemreg,oprdest	(M) − 1 ⇒ M	OPR-R7	0B lb xb rb		
		OPR-R15	0B lb xb rb r1		
	Decrement D <sub>i</sub> , X, Y, or memory operand M, and	OPR1-R7	0B lb xb x1 rb		
	branch if condition cc is true.	OPR1-R15	0B lb xb x1 rb r1		
	Memory operand M may be 8, 16, 24, or 32 bits long cc can be Not Equal-DBNE, Equal-DBEQ, Plus-DBPL,	OPR2-R7	0B lb xb x2 x1 rb		
	Minus-DBMI, Greater Than-DBGT, or	OPR2-R15	0B lb xb x2 x1 rb r1		
	Less Than or Equal-DBLE (encoded in postbyte lb)	OPR3-R7	0B lb xb x3 x2 x1 rb		
	Branch offset is 7 or 15 bits	OPR3-R15	0B lb xb x3 x2 x1 rb r1		
DEC Di	$(D_i) - 1 \Rightarrow D_i$ Decrement data register $D_i$	INH	4n		- Δ Δ Δ -
DEC.bwl oprmemreg	(M) – 1 ⇒ M Decrement Memory	OPR	Ap xb		
, ,	Memory operand M can be 1, 2, or 4 bytes	OPR1	Ap xb x1		
		OPR2	Ap xb x2 x1		
		OPR3	Ap xb x3 x2 x1		
	1	1 2	1 * ' ' '	I	1



#### Table A-1. S12Z Instruction Set Summary (Sheet 6 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)		ion Codes
DIVE DADI DI	(D) (D) D signed Divide	REG-REG	1.D. 2		
DIVS Dd,Dj,Dk	$(D_j)$ $(D_k) \Rightarrow D_d$ signed Divide result is always a register $D_d$	REG-REG	1B 3n mb		$-\Delta \Delta \Delta \Delta$
DIVE Del Di Hangoi	1	REG-IMM1	In 3n mb i1		
DIVS Dd, Dj, #opr8i	$(D_j)$ $(M) \Rightarrow D_d$				
DIVS Dd,Dj,#opr16i	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 3n mb i2 i1		
DIVS Dd,Dj,#opr32i		REG-IMM4	1B 3n mb i4 i3 i2 i1		
DIVS.bwl Dd,Dj,oprmemreg	$(D_j)$ $(M) \Rightarrow D_d$	REG-OPR	1B 3n mb xb		
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	1B 3n mb xb x1		
		REG-OPR2	1B 3n mb xb x2 x1		
		REG-OPR3	1B 3n mb xb x3 x2 x1		
DIVS.bwplbwpl Dd,oprmemreg,oprmemreg	(M1) (M2)⇒ D <sub>d</sub>	OPR-OPR	1B 3n mb xb xb		
	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B 3n mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2	1B 3n mb xb xb x2 x1		
	Memory operand M1 appears first in the object code	OPR-OPR3	1B 3n mb xb xb x3 x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR1-OPR	1B 3n mb xb x1 xb	_	
	although memory operands could be registers, the	OPR1-OPR1	1B 3n mb xb x1 xb		
	register and register/memory versions are more efficient				
	memory/register is possible by using the second	OPR1-OPR2	1B 3n mb xb x1 xb x2 x1		
	memory postbyte to specify a register as memory	OPR1-OPR3	1B 3n mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B 3n mb xb x2 x1 xb		
		OPR2-OPR1	1B 3n mb xb x2 x1 xb x1		
		OPR2-OPR2	1B 3n mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B 3n mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B 3n mb xb x3 x2 x1 xb		
		OPR3-OPR1	1B 3n mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1B 3n mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3		.1	
DIVU <i>Dd,Dj,Dk</i>	(D) (D) D unsigned Divide	REG-REG	1B 3n mb		- A A A A
DIVO Da,Dj,Dk	$(D_j)$ $(D_k) \Rightarrow D_d$ unsigned Divide result is always a register $D_d$	REG-REG	IB 3n mb		- \D \D \D \D \D
	1	550 "4"44			
DIVU <i>Dd</i> , <i>Dj</i> ,# <i>opr8i</i>	$(D_j)$ $(M) \Rightarrow D_d$	REG-IMM1	1B 3n mb i1		
DIVU <i>Dd,Dj,#opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 3n mb i2 i1		
DIVU Dd,Dj,#opr32i		REG-IMM4	1B 3n mb i4 i3 i2 i1		
DIVU.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) \Rightarrow D_d$	REG-OPR	1B 3n mb xb		
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	1B 3n mb xb x1		
		REG-OPR2	1B 3n mb xb x2 x1		
		REG-OPR3	1B 3n mb xb x3 x2 x1		
DIVU.bwplbwpl Dd,oprmemreg,oprmemreg	(M1) (M2)⇒ D <sub>d</sub>	OPR-OPR	1B 3n mb xb xb	-	
211 G. 2 II più II pi 2 a, opinioni og, opinioni og	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B 3n mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2			
	Memory operand M1 appears first in the object code		1B 3n mb xb xb x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR-OPR3	1B 3n mb xb xb x3 x2 x1		
	although memory operands could be registers, the	OPR1-OPR	1B 3n mb xb x1 xb		
	register and register/memory versions are more efficient	OPR1-OPR1	1B 3n mb xb x1 xb x1		
	memory/register is possible by using the second	OPR1-OPR2	1B 3n mb xb x1 xb x2 x1		
	memory postbyte to specify a register as memory	OPR1-OPR3	1B 3n mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B 3n mb xb x2 x1 xb		
		OPR2-OPR1	1B 3n mb xb x2 x1 xb x1		
		OPR2-OPR2	1B 3n mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B 3n mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR			
			1B 3n mb xb x3 x2 x1 xb		
		OPR3-OPR1	1B 3n mb xb x3 x2 x1 xb x1		
		1	1B 3n mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3			
EOR <i>Di</i> ,# <i>oprimmsz</i>	$(D_i) \land (M) \Rightarrow D_i$	IMM1	1B 7p i1		- Δ Δ 0 -
	Exclusive OR D <sub>i</sub> with Memory	IMM2	1B 7p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	1B 7p i4 i3 i2 i1		
EOR <i>Di, oprmemreg</i>	M can be a memory operand or another register D <sub>i</sub>	OPR	1B 8q xb	7	
· -	if D <sub>i</sub> wider, OR D <sub>i</sub> with low portion of D <sub>i</sub>	OPR1	1B 8q xb x1		
	if D <sub>i</sub> narrower, OR D <sub>i</sub> with zero-extended D <sub>i</sub>	OPR2	1B 8q xb x2 x1		
	I S I MILITZOIO ONICIIGEO DI	OPR3	1B 8q xb x3 x2 x1		
EXG cpureg,cpureg	(r1) ⇔ (r2) Exchange contents of CPU Registers	REG-REG	AE eb		_
LAG opuley, opuley	D0~D7, X, Y, S, CCH, CCL, or CCW	nLu-neu	AE CD		-
	if same size, direct exchange				
	Lif 1st smaller than 2nd_sign_extend 1st to 2nd	I .			
	if 1st smaller than 2nd, sign extend 1st to 2nd if 1st larger than 2nd, sign-extend small to big and truncate				

#### Table A-1. S12Z Instruction Set Summary (Sheet 7 of 17)

INC Di		Mode(s)		S Y _ I	NZVO
	$(D_i) + 1 \Rightarrow D_i$ Increment data register $D_i$	INH	3n		ΔΔΔ-
INC.bwl oprmemreg	$(D_i) + 1 \Rightarrow D_i$ increment data register $D_i$ $(M) + 1 \Rightarrow M$ Increment Memory	OPR	9p xb		
ING.DWI Opimernieg	Memory operand M can be 1, 2, or 4 bytes	OPR1	-		
	Wichiory operand in our be 1, 2, or 4 bytes	OPR1	9p xb x1		
			9p xb x2 x1		
IND. Of	F" A	OPR3	9p xb x3 x2 x1		
JMP opr24a	Effective Address ⇒ PC Jump (unconditional)	EXT24	BA a3 a2 a1		
JMP oprmemreg	Jump (unconditional)	OPR	AA xb		
		OPR1	AA xb x1		
		OPR2	AA xb x2 x1		
		OPR3	AA xb x3 x2 x1		
JSR opr24a	$(SP) - 3 \Rightarrow SP;$	EXT24	BB a3 a2 a1		
JSR oprmemreg	RTŃH:RTNM:RTNL ⇒ M(SP):M(SP+1):M(SP+2); Subroutine Address ⇒ PC	OPR	AB xb		
	Jump to Subroutine	OPR1	AB xb x1		
	Jump to Subroutine	OPR2	AB xb x2 x1		
		OPR3	AB xb x3 x2 x1		
LD <i>Di</i> ,# <i>oprimmsz</i>	$(M) \Rightarrow D_i$	IMM1	9p i1		ΔΔ0-
	Load D <sub>i</sub>	IMM2	9p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	9p i4 i3 i2 i1		
LD <i>Di</i> ,opr24a	M can be a memory operand or another register D <sub>i</sub>	EXT24	Bn a3 a2 a1		
LD Di oprmemrea		OPR	An xb		
		OPR1	An xb x1		
		OPR2	An xb x2 x1		
		OPR3	An xb x3 x2 x1		
LD xy,#opr18i	(M:M+1:M+2) ⇒ X or Y	IMM2	op i2 i1		
LD xy,#opr24i	Load index register X or Y	IMM3	9p i3 i2 i1		
LD xy,opr24a	M can be a memory operand or a register D <sub>i</sub>	EXT3	Bp a3 a2 a1		
LD xy,oprz4a LD xy,oprmemreg		OPR	Ap xb		
LD xy,opimemieg		OPR1	Ap xb Ap xb x1		
		OPR2	1 *		
			Ap xb x2 x1		
100 11	[/////////////////////////////////////	OPR3	Ap xb x3 x2 x1		
LD S,# <i>opr24i</i>	(M:M+1:M+2) ⇒ SP Load Stack Pointer SP	EXT24	1B 03 i3 i2 i1		
LD S,oprmemreg	M can be a memory operand or a register D <sub>i</sub>	OPR	1B 00 xb		
	in carried a memory operand or a register b	OPR1	1B 00 xb x1		
		OPR2	1B 00 xb x2 x1		
		OPR3	1B 00 xb x3 x2 x1		
LEA D6, <i>oprmemreg</i>	Effective Address ⇒ D6	OPR	06 xb		
		OPR1	06 xb x1		
		OPR2	06 xb x2 x1		
		OPR3	06 xb x3 x2 x1		
LEA D7, <i>oprmemreg</i>	Effective Address ⇒ D7	OPR	07 xb		
		OPR1	07 xb x1		
		OPR2	07 xb x2 x1		
		OPR3	07 xb x3 x2 x1		
LEA S,oprmemreg	Effective Address ⇒ SP	OPR	0A xb		
, ,		OPR1	0A xb x1		
		OPR2	0A xb x2 x1		
		OPR3	0A xb x3 x2 x1		
LEA X,oprmemreq	Effective Address ⇒ X	OPR	08 xb	$\overline{}$	
,opinioniog		OPR1	08 xb x1		
		OPR2	08 xb x2 x1		
		OPR3	08 xb x2 x1 08 xb x3 x2 x1		
LEA Y,oprmemreg	   Effective Address ⇒ Y	OPR			
LLA 1,0pimemiey	Fliedtive Addiess ⇒ 1		09 xb		
		OPR1	09 xb x1		
		OPR2	09 xb x2 x1		
1510/00/0	(00)	OPR3	09 xb x3 x2 x1		
LEA S,(opr8i,S)	$(SP)$ + sign-extend $(M)$ $\Rightarrow$ $SP$ 8-bit immediate signed value	IMM1	1A i1		
LEA X,(opr8i,X)	$(X)$ + sign-extend $(M) \Rightarrow X$ 8-bit immediate signed value	IMM1	18 i1		
LEA Y,(opr8i,Y)	(Y) + sign-extend (M) ⇒ Y 8-bit immediate signed value	IMM1	19 i1		1



#### Table A-1. S12Z Instruction Set Summary (Sheet 8 of 17)

Source Form	Operation	Address	Machine Coding (hex)		on Codes
<b>304</b> .00 t 0	o portunon	Mode(s)	macrimic doding (nox)	s x -	NZV
_SL <mark>Dd,Ds,Dn</mark>	<del></del>	REG-REG	1n sb xb		- Δ Δ Δ .
	<b>─</b>	550 000			
SL Dd,Ds,#opr1i	C MSB LSB	REG-IMM	1n sb		
SL Dd,Ds,#opr5i		REG-IMM	1n sb xb		
.SL.bwpl Dd,oprmemreg,#opr1i	Logical Shift Left D <sub>s</sub> or memory, 0 to n positions	OPR-IMM	1n sb xb		
	where n+1 is the number of bits in the operand	OPR1-IMM	1n sb xb x1		
	The result is saved in register D <sub>d</sub> (encoded in the opcode).	OPR2-IMM	1n sb xb x2 x1		
		OPR3-IMM	1n sb xb x3 x2 x1		
SL.bwpl Dd,oprmemreg,#opr5i	n is specified in postbyte sb, sb+xb, a byte-sized memory	OPR-IMM	1n sb xb xb		
	operand, or register D <sub>n</sub>	OPR1-IMM	1n sb xb x1 xb		
		OPR2-IMM	1n sb xb x2 x1 xb		
	If the destination is wider than the source, zero-extend to the	OPR3-IMM	1n sb xb x3 x2 x1 x1 xb		
LSL.bwpl Dd,oprmemreg,oprmemreg	width of the destination before shifting.	OPR-OPR	1n sb xb xb		
7 77 677 6	If the destination is narrower than the source, shift and then	OPR-OPR1	1n sb xb xb x1		
	truncate to the width of the destination.	OPR-OPR2	1n sb xb xb x2 x1		
		OPR-OPR3	1n sb xb xb x3 x2 x1		
	In the case of two OPR operands, the parameter n operand is	OPR1-OPR	In sb xb x1 xb	_	
	the last operand in the source form and the object code.	OPR1-OPR1	1n sb xb x1 xb		
		OPR1-OPR2			
		OPR1-OPR3			
		OPR2-OPR	1n sb xb x2 x1 xb		
		OPR2-OPR1			
		OPR2-OPR2			
		OPR2-OPR3	1n sb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1n sb xb x3 x2 x1 xb		
		OPR3-OPR1	1n sb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1n sb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1n sb xb x3 x2 x1 xb x3 x2 x1		
SL.bwpl oprmemreg,#opr1i	Shift memory location by 1 or 2 position.	OPR-IMM	1n sb xb		
	Source and destination are the same memory operand	OPR1-IMM	1n sb xb x1		
		OPR2-IMM	1n sb xb x2 x1		
		OPR3-IMM	1n sb xb x3 x2 x1		
_SR <i>Dd,Ds,Dn</i>		REG-REG	In sb xb		- O A A A
2011 Du, D3, D11		TIEG TIEG	111 30 XD		0 4 4 4
SR Dd,Ds,#opr1i		REG-IMM	1n sb	_	
	MSB LSB C	REG-IMM			
SR Dd,Ds,#opr5i	Logical Chift Dight D. or mamon, O to a positions	OPR-IMM	1n sb xb		
_SR.bwpl Dd,oprmemreg,#opr1i	Logical Shift Right D <sub>s</sub> or memory, 0 to n positions				
	where n+1 is the number of bits in the operand	OPR1-IMM	1n sb xb x1		
	The result is saved in register D <sub>d</sub> (encoded in the opcode).	OPR2-IMM	1n sb xb x2 x1		
	n is appointed in postbute ob about a bute sized memory	OPR3-IMM	1n sb xb x3 x2 x1		
SR.bwpl Dd,oprmemreg,#opr5i	n is specified in postbyte sb, sb+xb, a byte-sized memory	OPR-IMM	1n sb xb xb		
	operand, or register D <sub>n</sub>	OPR1-IMM	1n sb xb x1 xb		
	If the destination is wider than the source, zero-extend to the	OPR2-IMM	1n sb xb x2 x1 xb		
	width of the destination before shifting.	OPR3-IMM	1n sb xb x3 x2 x1 x1 xb		
SR.bwpl Dd,oprmemreg,oprmemreg	width of the destination before stilling.	OPR-OPR	1n sb xb xb		
	If the destination is narrower than the source, shift and then	OPR-OPR1	1n sb xb xb x1		
	truncate to the width of the destination.	OPR-OPR2	1n sb xb xb x2 x1		
		OPR-OPR3	1n sb xb xb x3 x2 x1		
		0 0			
	In the case of two OPR operands, the parameter n operand is	OPR1-OPR			
	In the case of two OPR operands, the parameter n operand is the last operand in the source form and the object code.	OPR1-OPR	1n sb xb x1 xb		
		OPR1-OPR1	1n sb xb x1 xb x1		
		OPR1-OPR1 OPR1-OPR2	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1 OPR2-OPR2	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1 OPR2-OPR2 OPR2-OPR3	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1 1n sb xb x2 x1 xb x3 x2 x1		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1 OPR2-OPR2	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1 OPR2-OPR2 OPR2-OPR3	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1 1n sb xb x2 x1 xb x3 x2 x1 1n sb xb x3 x2 x1 xb		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR OPR2-OPR1 OPR2-OPR2 OPR2-OPR3	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1 1n sb xb x2 x1 xb x3 x2 x1 1n sb xb x3 x2 x1 xb 1n sb xb x3 x2 x1 xb		
		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR1 OPR2-OPR2 OPR2-OPR2 OPR2-OPR3 OPR3-OPR1	1n sb xb x1 xb x1 1n sb xb x1 xb x2 x1 1n sb xb x1 xb x3 x2 x1 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb 1n sb xb x2 x1 xb x1 1n sb xb x2 x1 xb x2 x1 1n sb xb x2 x1 xb x3 x2 x1 1n sb xb x3 x2 x1 xb 1n sb xb x3 x2 x1 xb 1n sb xb x3 x2 x1 xb x1 1n sb xb x3 x2 x1 xb x1 1n sb xb x3 x2 x1 xb x2 x1		
.SR. <i>bwol oprmemrea.</i> #opr1i	the last operand in the source form and the object code.	OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR1 OPR2-OPR1 OPR2-OPR3 OPR3-OPR3 OPR3-OPR1 OPR3-OPR1 OPR3-OPR2 OPR3-OPR3	In sb xb x1 xb x1 In sb xb x1 xb x2 x1 In sb xb x1 xb x3 x2 x1 In sb xb x2 x1 xb In sb xb x2 x1 xb In sb xb x2 x1 xb x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x3 x2 x1 In sb xb x3 x2 x1 xb In sb xb x3 x2 x1 xb In sb xb x3 x2 x1 xb x1 In sb xb x3 x2 x1 xb x1 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x2 x1		
.SR.bwpl oprmemreg,#opr1i		OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR1 OPR2-OPR1 OPR2-OPR3 OPR3-OPR3 OPR3-OPR1 OPR3-OPR1 OPR3-OPR3 OPR3-OPR3	In sb xb x1 xb x1 In sb xb x1 xb x2 x1 In sb xb x1 xb x3 x2 x1 In sb xb x2 x1 xb In sb xb x2 x1 xb In sb xb x2 x1 xb x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x3 x2 x1 In sb xb x3 x2 x1 xb In sb xb x3 x2 x1 xb x1 In sb xb x3 x2 x1 xb x2 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x3 x2 x1 In sb xb x3 x2 x1 xb x3 x2 x1		
.SR. <i>bwpl oprmemreg</i> ,#opr1i	the last operand in the source form and the object code.  Shift memory location by 1 or 2 position.	OPR1-OPR1 OPR1-OPR2 OPR1-OPR3 OPR2-OPR1 OPR2-OPR1 OPR2-OPR3 OPR3-OPR3 OPR3-OPR1 OPR3-OPR1 OPR3-OPR2 OPR3-OPR3	In sb xb x1 xb x1 In sb xb x1 xb x2 x1 In sb xb x1 xb x3 x2 x1 In sb xb x2 x1 xb In sb xb x2 x1 xb In sb xb x2 x1 xb x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x2 x1 In sb xb x2 x1 xb x3 x2 x1 In sb xb x3 x2 x1 xb In sb xb x3 x2 x1 xb In sb xb x3 x2 x1 xb x1 In sb xb x3 x2 x1 xb x1 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x2 x1 In sb xb x3 x2 x1 xb x2 x1		

Linear S12 Core Reference Manual, Rev. 1.01

#### Table A-1. S12Z Instruction Set Summary (Sheet 9 of 17)

		Address		Condition	on Codes
Source Form	Operation	Mode(s)	Machine Coding (hex)	S X - I	NZV
MACS <i>Dd</i> , <i>Dj</i> , <i>Dk</i>	$(D_j)$ $(D_k) + D_d \Rightarrow D_d$ signed multiply and accumulate result is always a register $D_d$	REG-REG	1B 4q mb		ΔΔΔΔ
MACS <i>Dd</i> , <i>Dj</i> ,# <i>opr8i</i>	$(D_i)$ $(M) + D_d \Rightarrow D_d$	REG-IMM1	1B 4g mb i1	1	
MACS <i>Dd</i> , <i>Dj</i> ,# <i>opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 4q mb i2 i1		
MACS Dd,Dj,#opr32i	World y operand w our be o, 10, or oz bits	REG-IMM4	1B 4q mb i4 i3 i2 i1		
MACS.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) + D_i \Rightarrow D_d$	REG-OPR	1B 4q mb 14 13 12 11	1	
wiACS.bwi bu,bj,opinienireg	1	REG-OPR1	_		
	Memory operand M can be 8, 16, or 32 bits		1B 4q mb xb x1		
		REG-OPR2	1B 4q mb xb x2 x1		
	(44) (44)	REG-OPR3	1B 4q mb xb x3 x2 x1	ļ	
MACS.bwplbwpl Dd,oprmemreg,oprmemreg		OPR-OPR	1B 4q mb xb xb		
	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B 4q mb xb xb x1		
	M1 and M2 can be different sizes Memory operand M1 appears first in the object code	OPR-OPR2	1B 4q mb xb xb x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR-OPR3	1B 4q mb xb xb x3 x2 x1		
	although memory operands could be registers, the	OPR1-OPR	1B 4q mb xb x1 xb		
	register and register-memory versions are more efficient	OPR1-OPR1	1B 4q mb xb x1 xb x1		
	Togetor and register memory versions are more emotion.	OPR1-OPR2	1B 4q mb xb x1 xb x2 x1		
		OPR1-OPR3	1B 4q mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B 4q mb xb x2 x1 xb	1	
		OPR2-OPR1	1B 4g mb xb x2 x1 xb x1		
		OPR2-OPR2	1B 4g mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B 4q mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B 4q mb xb x3 x2 x1 xb	1	
		OPR3-OPR1	1B 4q mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1B 4q mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1B 4q mb xb x3 x2 x1 xb x2 x1		
MACU <i>Dd,Dj,Dk</i>	$(D_i)$ $(D_i)$ $+ D_d \Rightarrow D_d$ unsigned multiply and accumulate	REG-REG	1B 4q mb xb x3 x2 x1 xb x3 x2 x1		- Δ Δ Δ Δ
WINOO DU,DJ,DK	result is always a register $D_d$	TIEGTIEG	ID 4d up		
MACU <i>Dd</i> , <i>Dj</i> ,# <i>opr8i</i>	$(D_i)$ $(M) + D_d \Rightarrow D_d$	REG-IMM1	1B 4q mb i1	1	
MACU <i>Dd</i> , <i>Dj</i> ,# <i>opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 4q mb i2 i1		
MACU Dd, Dj, #opr32i		REG-IMM4	1B 4g mb i4 i3 i2 i1		
MACU.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) + D_i \Rightarrow D_d$	REG-OPR	1B 4q mb xb	1	
7, W.Y.	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	1B 4q mb xb x1		
		REG-OPR2	1B 4q mb xb x2 x1		
		REG-OPR3	1B 4q mb xb x3 x2 x1		
MACU.bwplbwpl Dd,oprmemreg,oprmemreg	$(M1)$ $(M2) + D_d \Rightarrow D_d$	OPR-OPR	1B 4q mb xb x5 x2 x1	1	
WIACO.bwplbwpi bu,opimemieg,opimemieg	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	_		
	M1 and M2 can be different sizes		1B 4q mb xb xb x1		
	Memory operand M1 appears first in the object code	OPR-OPR2	1B 4q mb xb xb x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR-OPR3	1B 4q mb xb xb x3 x2 x1		
	although memory operands could be registers, the	OPR1-OPR	1B 4q mb xb x1 xb		
	register and register-memory versions are more efficient	OPR1-OPR1	1B 4q mb xb x1 xb x1		
		OPR1-OPR2	1B 4q mb xb x1 xb x2 x1		
		OPR1-OPR3	1B 4q mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B 4q mb xb x2 x1 xb		
		OPR2-OPR1	1B 4q mb xb x2 x1 xb x1		
		OPR2-OPR2	1B 4q mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B 4q mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B 4q mb xb x3 x2 x1 xb	1	
		OPR3-OPR1	1B 4q mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1B 4q mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1B 4q mb xb x3 x2 x1 xb x3 x2 x1		
MAXS Di,oprmemreg	$MAX((D_i), (M)) \Rightarrow D_i$	OPR	1B 2q xb		ΔΔΔΔ
7-F	MAXimum of two signed operands replaces D <sub>i</sub>	OPR1	1B 2q xb x1		
	Memory operand M is the same size as D <sub>i</sub>	OPR2	1B 2q xb x1		
	Described in the and salite size as by	OPR3	1B 2q xb x2 x1		
MAXU Di,oprmemreg	$MAX((D_i), (M)) \Rightarrow D_i$	OPR	1B 1q xb	<del> </del>	- Δ Δ Δ Δ
www.o bi,opinienieg	$MAX((D_i), (M)) \Rightarrow D_i$ MAXimum of two unsigned operands replaces $D_i$	OPR1	_		
	9 ' ' '		1B 1q xb x1		
	Memory operand M is the same size as D <sub>i</sub>	OPR2	1B 1q xb x2 x1		1
	$ MIN((D_i), (M)) \Rightarrow D_i$	OPR3	1B 1q xb x3 x2 x1	1	<u> </u>
MINS Di,oprmemreg	-1 MUNICULA, $-1$ $-1$ $-1$ $-1$ $-1$ $-1$ $-1$ $-1$	OPR	1B 2n xb		$-\Delta \Delta \Delta \Delta$
MINS Di,oprmemreg					
MINS Di,oprmemreg	MINimum of two signed operands replaces D <sub>i</sub>	OPR1	1B 2n xb x1		
MINS <i>Di,oprmemreg</i>			1B 2n xb x1 1B 2n xb x2 x1		

#### Linear S12 Core Reference Manual, Rev. 1.01



#### Table A-1. S12Z Instruction Set Summary (Sheet 10 of 17)

Source Form	One-stice	Address	Machine Coding (how)	Conditi	on Codes
Source Form	Operation	Mode(s)	Machine Coding (hex)	s x -	NZV
MINU Di,oprmemreg	$MIN((D_i), (M)) \Rightarrow D_i$	OPR	1B 1n xb		- Δ Δ Δ Δ
	MINimum of two unsigned operands replaces D <sub>i</sub>	OPR1	1B 1n xb x1		
	Memory operand M is the same size as D <sub>i</sub>	OPR2	1B 1n xb x2 x1		
		OPR3	1B 1n xb x3 x2 x1		
MODS <i>Dd,Dj,Dk</i>	$(D_j)$ $(D_k)$ ; remainder $\Rightarrow$ $D_d$ signed modulo operation result is always a register $D_d$	REG-REG	1B 3q mb		- Δ Δ Δ Δ
MODS <i>Dd,Dj,</i> # <i>opr8i</i>	$(D_i)$ (M); remainder $\Rightarrow$ $D_{rl}$	REG-IMM1	1B 3q mb i1	-	
MODS <i>Dd</i> , <i>Dj</i> ,# <i>opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 3g mb i2 i1		
MODS <u>Dd,Di,#opr32i</u>		REG-IMM4	1B 3g mb i4 i3 i2 i1		
MODS.bwl Dd,Dj,oprmemreg	$(D_i)$ (M); remainder $\Rightarrow D_d$	REG-OPR	1B 3g mb xb	1	
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	1B 3q mb xb x1		
		REG-OPR2	1B 3q mb xb x2 x1		
		REG-OPR3	1B 3q mb xb x3 x2 x1		
MODS.bwplbwpl Dd,oprmemreg,oprmemreg	I (M1) (M2); remainder⇒ D <sub>d</sub>	OPR-OPR	1B 3q mb xb xb	1	
wobo.bwpibwpi ba,opinieniieg,opinieniieg	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B 3q mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2	1B 3q mb xb xb x1		
	Memory operand M1 appears first in the object code	OPR-OPR3	1B 3q mb xb xb x2 x1 1B 3q mb xb xb x3 x2 x1		
	size of memory operands is encoded in the postbyte mb		II.	4	
	although memory operands could be registers, the	OPR1-OPR	1B 3q mb xb x1 xb		
	register and register/memory versions are more efficient	OPR1-OPR1	1B 3q mb xb x1 xb x1		
	memory/register is possible by using the second	OPR1-OPR2	1B 3q mb xb x1 xb x2 x1		
	memory postbyte to specify a register as memory	OPR1-OPR3	1B 3q mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B 3q mb xb x2 x1 xb		
		OPR2-OPR1	1B 3q mb xb x2 x1 xb x1		
		OPR2-OPR2	1B 3q mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B 3q mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B 3q mb xb x3 x2 x1 xb		
		OPR3-OPR1	1B 3q mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1B 3q mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1B 3q mb xb x3 x2 x1 xb x3 x2 x1		
MODU <mark>Dd,Dj,Dk</mark>	$(D_j)$ $(D_k)$ ; remainder $\Rightarrow$ $D_d$ unsigned modulo operation result is always a register $D_d$	REG-REG	1B 3g mb		- Δ Δ Δ .
MODU <i>Dd,Dj,#opr8i</i>	$ (D_i) $ (M); remainder $\Rightarrow$ $D_d$	REG-IMM1	1B 3g mb i1	1	
MODU <i>Dd,Dj,#opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B 3q mb i2 i1		
MODU <i>Dd,Dj,#opr32i</i>	I Welliory operation witcarr be 6, 10, or 52 bits	REG-IMM4	1B 3q mb i4 i3 i2 i1		
MODU.bwl Dd,Dj,oprmemreg	$  (D_i) (M); remainder \Rightarrow D_d$	REG-OPR	1B 3q mb 14 13 12 11	-	
wobo.bwi bu,bj,opinienireg	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	=		
	I Welliory operation witcall be 6, 16, or 32 bits	REG-OPR2	1B 3q mb xb x1		
		REG-OPR3	1B 3q mb xb x2 x1		
MODIL burgle and Del annual and an	(MA) (MO)		1B 3q mb xb x3 x2 x1	4	
MODU.bwplbwpl Dd,oprmemreg,oprmemreg	(M1) (M2); remainder⇒ D <sub>d</sub>	OPR-OPR	1B 3q mb xb xb		
	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B 3q mb xb xb x1		
	M1 and M2 can be different sizes Memory operand M1 appears first in the object code	OPR-OPR2	1B 3q mb xb xb x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR-OPR3	1B 3q mb xb xb x3 x2 x1	_	
	although memory operands could be registers, the	OPR1-OPR	1B 3q mb xb x1 xb		
	register and register/memory versions are more efficient	OPR1-OPR1	1B 3q mb xb x1 xb x1		
	memory/register is possible by using the second	OPR1-OPR2	1B 3q mb xb x1 xb x2 x1		
	memory postbyte to specify a register as memory		1B 3q mb xb x1 xb x3 x2 x1	_	
		OPR2-OPR	1B 3q mb xb x2 x1 xb		
		OPR2-OPR1	_		
		OPR2-OPR2	1B 3q mb xb x2 x1 xb x2 x1		
		OPR2-OPR3		1	
		OPR3-OPR	1B 3q mb xb x3 x2 x1 xb	1	
		OPR3-OPR1	1B 3q mb xb x3 x2 x1 xb x1	1	
		OPR3-OPR2	_		
	1		1B 3q mb xb x3 x2 x1 xb x3 x2 x1	i	i

#### Table A-1. S12Z Instruction Set Summary (Sheet 11 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)	Condition	
MOV.B #opr8i,oprmemreg	# ⇒ MD	IMM1-OPR	OC i1 xb		
	Move Immediate to Memory MD, 8-bit operands	IMM1-OPR1	0C i1 xb x1		
	suggest load or transfer for register operands	IMM1-OPR2	0C i1 xb x2 x1		
		IMM1-OPR3	0C i1 xb x3 x2 x1		
MOV.B oprmemreg,oprmemreg	(MS) ⇒ MD; Memory to memory, 8-bit operand	OPR-OPR	1C xb xb	_	
vic v.s opinionilog, opinionilog	Source (MS) reference is first in the object code	OPR-OPR1	1C xb xb x1		
	suggest load or transfer for register to register moves	OPR-OPR2	1C xb xb x1		
	gg	OPR-OPR3			
	If MS is a larger register, truncate before store to MD		1C xb xb x3 x2 x1		
		OPR1-OPR	1C xb x1 xb		
	Unsigned widening is possible for register-register,	OPR1-OPR1	1C xb x1 xb x1		
	register-memory, or memory-register	OPR1-OPR2	1C xb x1 xb x2 x1		
	If MD is a larger register, zero-extend MS and store to reg	OPR1-OPR3	1C xb x1 xb x3 x2 x1		
		OPR2-OPR	1C xb x2 x1 xb		
	If MS uses short-immediate to specify -1, 1, 2, 314, 15;	OPR2-OPR1	1C xb x2 x1 xb x1		
	the short IMM value is sign-extended and stored to MD	OPR2-OPR2	1C xb x2 x1 xb x2 x1		
	even if MD is a larger register than the move size	OPR2-OPR3	1C xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1C xb x3 x2 x1 xb	_	
		OPR3-OPR1	1C xb x3 x2 x1 xb		
		OPR3-OPR2	1C xb x3 x2 x1 xb x1 1C xb x3 x2 x1 xb x2 x1		
			l .		
101/1 # 001		OPR3-OPR3	1C xb x3 x2 x1 xb x3 x2 x1		
MOV.L #opr32i,oprmemreg	#   MD  Mary bornedists to Mary and MD, 00 bit assured to	IMM4-OPR	0F i4 i3 i2 i1 xb		
	Move Immediate to Memory MD, 32-bit operands suggest load or transfer for register operands	IMM4-OPR1	0F i4 i3 i2 i1 xb x1		
	suggest load of transfer for register operands	IMM4-OPR2	0F i4 i3 i2 i1 xb x2 x1		
		IMM4-OPR3	0F i4 i3 i2 i1 xb x3 x2 x1		
IOV.L oprmemreg,oprmemreg	(MS) ⇒ MD; Memory to memory, 32-bit operand	OPR-OPR	1F xb xb		
	Source (MS) reference is first in the object code	OPR-OPR1	1F xb xb x1		
	suggest load or transfer for register to register moves	OPR-OPR2	1F xb xb x2 x1		
		OPR-OPR3	1F xb xb x3 x2 x1		
	If MD is a smaller register, truncate MS and store to reg	OPR1-OPR	1F xb x1 xb	_	
		OPR1-OPR1	1F xb x1 xb x1		
	Unsigned widening is possible for register-register,	OPRI-OPRI	1F xb x1 xb x1 1F xb x1 xb x2 x1		
	register-memory, or memory-register				
	If MS is a smaller register, zero-extend before store to MD	OPR1-OPR3	1F xb x1 xb x3 x2 x1		
	If MS uses short-immediate to specify -1, 1, 2, 314, 15;	OPR2-OPR	1F xb x2 x1 xb		
	the short IMM value is sign-extended and stored to MD	OPR2-OPR1	1F xb x2 x1 xb x1		
	and short him value is sign extended and stored to MD	OPR2-OPR2	1F xb x2 x1 xb x2 x1		
		OPR2-OPR3	1F xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1F xb x3 x2 x1 xb		
		OPR3-OPR1	1F xb x3 x2 x1 xb x1		
		OPR3-OPR2	1F xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1F xb x3 x2 x1 xb x3 x2 x1		
MOV.P #opr24i,oprmemreg	# ⇒ MD	IMM3-OPR	0E i3 i2 i1 xb		
по такори проделения	Move Immediate to Memory MD, 24-bit operands	IMM3-OPR1	0E i3 i2 i1 xb x1		
	suggest load or transfer for register operands	IMM3-OPR2	0E i3 i2 i1 xb x2 x1		
		IMM3-OPR3	0E i3 i2 i1 xb x2 x1		
10V/D	(MO) MD: Marrare to recover O4 bit account				
MOV.P oprmemreg,oprmemreg	(MS) ⇒ MD; Memory to memory, 24-bit operand	OPR-OPR	1E xb xb		
	Source (MS) reference is first in the object code suggest load or transfer for register to register moves	OPR-OPR1	1E xb xb x1		
	Suggest load of transfer for register to register moves	OPR-OPR2	1E xb xb x2 x1		
	If MS is a larger register, truncate before store to MD	OPR-OPR3	1E xb xb x3 x2 x1		
	If MD is a smaller register, truncate MS and store to reg	OPR1-OPR	1E xb x1 xb		
	and to a strainer register, framework and elected to reg	OPR1-OPR1	1E xb x1 xb x1		
	Unsigned widening is possible for register-register,	OPR1-OPR2	1E xb x1 xb x2 x1		
	register-memory, or memory-register	OPR1-OPR3	1E xb x1 xb x3 x2 x1		
	If MS is a smaller register, zero-extend before store to MD	OPR2-OPR	1E xb x2 x1 xb		
	If MD is a larger register, zero-extend MS and store to reg	OPR2-OPR1	1E xb x2 x1 xb x1		
		OPR2-OPR2			
	If MS uses short-immediate to specify -1, 1, 2, 314, 15;	1			
	the short IMM value is sign-extended and stored to MD	OPR2-OPR3	1E xb x2 x1 xb x3 x2 x1		
	even if MD is a larger register than the move size	OPR3-OPR	1E xb x3 x2 x1 xb		
		OPR3-OPR1	1E xb x3 x2 x1 xb x1		
	1	I OPR3-OPR2	1E xb x3 x2 x1 xb x2 x1		1
		01110-01112	TE VO VO VE VI VO VE VI		1



#### Table A-1. S12Z Instruction Set Summary (Sheet 12 of 17)

Source Form	Oncretion	Address	Machine Coding (h)	Condition	
Source Form	Operation	Mode(s)	Machine Coding (hex)	S X - I	NZVC
MOV.W #opr16i,oprmemreg	# ⇒ MD	IMM2-OPR	0D i2 i1 xb		
	Move Immediate to Memory MD, 16-bit operands	IMM2-OPR1	0D i2 i1 xb x1		
	suggest load or transfer for register operands	IMM2-OPR2	0D i2 i1 xb x2 x1		
		IMM2-OPR3	0D i2 i1 xb x3 x2 x1		
MOV.W oprmemreg,oprmemreg	(MS) ⇒ MD; Memory to memory, 16-bit operand	OPR-OPR	1D xb xb		
	Source (MS) reference is first in the object code	OPR-OPR1	1D xb xb x1		
	suggest load or transfer for register to register moves	OPR-OPR2	1D xb xb x2 x1		
	If MS is a larger register, truncate before store to MD	OPR-OPR3	1D xb xb x3 x2 x1		
	If MD is a smaller register, truncate MS and store to reg	OPR1-OPR			
		OPR1-OPR1			
	Unsigned widening is possible for register-register,	OPR1-OPR2	1D xb x1 xb x2 x1		
	register-memory, or memory-register	OPR1-OPR3	1D xb x1 xb x3 x2 x1		
	If MS is a smaller register, zero-extend before store to MD	OPR2-OPR	1D xb x2 x1 xb		
	If MD is a larger register, zero-extend MS and store to reg	OPR2-OPR1	1D xb x2 x1 xb x1		
	If MS uses short-immediate to specify -1, 1, 2, 314, 15;	OPR2-OPR2	1D xb x2 x1 xb x2 x1		
	the short IMM value is sign-extended and stored to MD	OPR2-OPR3	1D xb x2 x1 xb x3 x2 x1		
	even if MD is a larger register than the move size	OPR3-OPR	1D xb x3 x2 x1 xb		
		OPR3-OPR1	1D xb x3 x2 x1 xb x1		
		OPR3-OPR2	1D xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1D xb x3 x2 x1 xb x3 x2 x1		
MULS <i>Dd,Dj,Dk</i>	$(D_j)$ $(D_c) \Rightarrow D_d$ signed multiply result is always a register $D_d$	REG-REG	4q mb		ΔΔΔ0
MULS Dd,Dj,#opr8i	(D <sub>i</sub> ) (M) D <sub>i</sub>	REG-IMM1	4q mb i1	_	
MULS Dd,Dj,#opr16i	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	4q mb i2 i1		
MULS Dd,Dj,#opr32i	, , , , , , , , , , , , , , , , , , , ,	REG-IMM4	4g mb i4 i3 i2 i1		
MULS.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) \Rightarrow D_d$	REG-OPR	4q mb xb		
The state of the s	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	4g mb xb x1		
		REG-OPR2	4g mb xb x2 x1		
		REG-OPR3	4q mb xb x3 x2 x1		
MULS.bwplbwpl Dd,oprmemreg,oprmemreg	(M1) (M2)⇒ D <sub>d</sub>	OPR-OPR	4g mb xb xb		
2 2 2 4 2 4 2 174 2 2 374 2 33	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	4g mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2	4g mb xb xb x2 x1		
	Memory operand M1 appears first in the object code	OPR-OPR3	4q mb xb xb x3 x2 x1		
		OPR1-OPR	4g mb xb x1 xb		
	size of memory operands is encoded in the postbyte mb	OPR1-OPR1	4q mb xb x1 xb x1		
	although memory operands could be registers, the	OPR1-OPR2	4g mb xb x1 xb x2 x1		
	register and register-memory versions are more efficient	OPR1-OPR3	4g mb xb x1 xb x3 x2 x1		
		OPR2-OPR	4g mb xb x2 x1 xb		
		OPR2-OPR1	4g mb xb x2 x1 xb x1		
		OPR2-OPR2	1 =		
		OPR2-OPR3	1 * ' '		
		OPR3-OPR	4g mb xb x3 x2 x1 xb	_	
		OPR3-OPR1	4g mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	1 -		
		OPR3-OPR3	1 =		

#### Table A-1. S12Z Instruction Set Summary (Sheet 13 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)		on Codes
MULLI DADI DI	(D) (D) D wasing a day think	``			
MULU <i>Dd,Dj,Dk</i>	$(D_j)$ $(D_k) \Rightarrow D_d$ unsigned multiply result is always a register $D_d$	REG-REG	4q mb		ΔΔΔ0
MULU Dd,Dj,#opr8i	$(D_i)$ $(M) \Rightarrow D_d$	REG-IMM1	4q mb i1		
MULU Dd, Dj, #opr16i	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	4q mb i2 i1		
MULU Dd,Dj,#opr32i		REG-IMM4	4g mb i4 i3 i2 i1		
MULU.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) \Rightarrow D_d$	REG-OPR	4q mb xb		
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	4q mb xb x1		
		REG-OPR2	4g mb xb x2 x1		
		REG-OPR3	4g mb xb x3 x2 x1		
MULU.bwplbwpl Dd,oprmemreg,oprmemreg	$(M1)$ $(M2) \Rightarrow D_d$	OPR-OPR	4q mb xb xb	_	
	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	4q mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2	4g mb xb xb x2 x1		
	Memory operand M1 appears first in the object code	OPR-OPR3	4q mb xb xb x3 x2 x1		
		OPR1-OPR	4q mb xb xb x3 x2 x1	_	
	size of memory operands is encoded in the postbyte mb	OPRI-OPRI	4q mb xb x1 xb 4q mb xb x1 xb x1		
		OPRI-OPRI	<del>-</del>		
	although memory operands could be registers, the		4q mb xb x1 xb x2 x1		
	register and register-memory versions are more efficient	OPR1-OPR3	4q mb xb x1 xb x3 x2 x1	_	
		OPR2-OPR	4q mb xb x2 x1 xb		
		OPR2-OPR1	4q mb xb x2 x1 xb x1		
		OPR2-OPR2	-		
		OPR2-OPR3	4q mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	4q mb xb x3 x2 x1 xb		
		OPR3-OPR1	4q mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	4q mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	4q mb xb x3 x2 x1 xb x3 x2 x1		
NEG.bwl oprmemreg	$0 - (M) \Rightarrow M$ equivalent to $\sim (M) + 1 \Rightarrow M$	OPR	Dp xb		ΔΔΔΔ
	$0 - (D_i) \Rightarrow D_i$ equivalent to $\sim (D_i) + 1 \Rightarrow D_i$	OPR1	Dp xb x1		
	Two's Complement Negate	OPR2	Dp xb x2 x1		
	Memory operand M can be 1, 2, or 4 bytes	OPR3	Dp xb x3 x2 x1		
	use .B for D0,D1; .W for D2~D5; and .L for D6,D7				
NOP	No operation	INH	01		
OR Di,#oprimmsz	$(D_i) \mid (M) \Rightarrow D_i$	IMM1	7p i1		ΔΔ0-
	Bitwise OR D <sub>i</sub> with Memory	IMM2	7p i2 i1		
	Memory operand M is the same size as D <sub>i</sub>	IMM4	7p i4 i3 i2 i1		
OR Di, oprmemreg	M can be a memory operand or another register Di	OPR	8q xb		
	if D <sub>i</sub> wider, OR D <sub>i</sub> with low portion of D <sub>i</sub>	OPR1	8g xb x1		
	if D <sub>i</sub> narrower, OR D <sub>i</sub> with zero-extended D <sub>i</sub>	OPR2	8g xb x2 x1		
	-   -   -   -   -   -   -   -   -   -	OPR3	8g xb x3 x2 x1		
ORCC #opr8i	(CCL)   (M) ⇒ CCL	IMM1	DE i1	11 1	111111
	Bitwise OR CCL with Immediate Mask			s s	;
	(S and I can only be changed in supervisor state)				
PSH oprregs1	$(SP) - n \Rightarrow SP; (regs) \Rightarrow M(SP) \sim M(SP+n-1)$	INH	04 pb		
PSH oprregs2	Push specified CPU registers onto Stack				
	register mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB)				
	register mask 2 - D4, D5, D6, D7, X, Y (Y in LSB)				
PSH ALL	PSH ALL or		04 00		
PSH ALL16b	PSH ALL OT PSH D4,D5,D6,D7,X,Y + PSH CCH,CCL,D0,D1,D2,D3		04 40		
	pushes all registers in the same order as SWI				
PUL oprregs1	$(M(SP)\sim M(SP+n-1)) \Rightarrow reas: (SP) + n \Rightarrow SP$	INH	04 pb		<del> </del>
PUL oprregs2	Pull specified CPU registers from Stack	"""			
. Un opinogon	register mask 1 - CCH, CCL, D0, D1, D2, D3 (D3 in LSB)			null	CCL
	register mask 2 - D4, D5, D6, D7, X, Y (Y in LSB)				ΙΔΔΔΔ Δ
PUL ALL	PUL ALL or		04 80		
PUL ALL16b	PUL CCH,CCL,D0,D1,D2,D3 + PUL D4,D5,D6,D7,X,Y		04 C0		
I OLINELIUU	pulls all registers in the same order as RTI		0 = 00		



#### Table A-1. S12Z Instruction Set Summary (Sheet 14 of 17)

Source Form	Operation	Address	Machine Coding (hex)		on Codes
Codioc i oilii	Ореганоп	Mode(s)	macrime county (nex)	S X - I	NZVC
QMULS <i>Dd</i> , <i>Dj</i> , <i>Dk</i>	$(D_j)$ $(D_k) \Rightarrow D_d$ signed fractional multiply result is always a register $D_d$	REG-REG	1B Bn mb		ΔΔΔΟ
QMULS Dd,Dj,#opr8i	(D <sub>i</sub> ) (M) D <sub>d</sub>	REG-IMM1	1B Bn mb i1	1	
QMULS <i>Dd</i> , <i>Dj</i> ,# <i>opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B Bn mb i2 i1		
QMULS Dd,Dj,#opr32i		REG-IMM4	1B Bn mb i4 i3 i2 i1		
QMULS.bwl Dd,Dj,oprmemreg	$(D_i)$ $(M) \Rightarrow D_d$	REG-OPR	1B Bn mb xb	1	
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	1B Bn mb xb x1		
		REG-OPR2	1BBn mb xb x2 x1		
		REG-OPR3	18 Bn mb xb x3 x2 x1		
QMULS.bwplbwpl	(M1) (M2)⇒ D <sub>d</sub>	OPR-OPR	1B Bn mb xb xb	1	
Dd,oprmemreg,oprmemreg	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B Bn mb xb xb x1		
	M1 and M2 can be different sizes	OPR-OPR2	1B Bn mb xb xb x2 x1		
	Memory operand M1 appears first in the object code	OPR-OPR3	1B Bn mb xb xb x3 x2 x1		
		OPR1-OPR	1B Bn mb xb x1 xb	1	
	size of memory operands is encoded in the postbyte mb	OPR1-OPR1	1B Bn mb xb x1 xb x1		
	although memory operands could be registers, the	OPR1-OPR2	1B Bn mb xb x1 xb x2 x1		
	register and register-memory versions are more efficient	OPR1-OPR3	1B Bn mb xb x1 xb x3 x2 x1		
	register and register memory recisions are more emotion.	OPR2-OPR	1B Bn mb xb x2 x1 xb	1	
		OPR2-OPR1	1B Bn mb xb x2 x1 xb x1		
		OPR2-OPR2	1B Bn mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	18 Bn mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B Bn mb xb x3 x2 x1 xb	-	
		OPR3-OPR1	18 Bn mb xb x3 x2 x1 xb x1		
		OPR3-OPR2	18 Bn mb xb x3 x2 x1 xb x2 x1		
		OPR3-OPR3	1B Bn mb xb x3 x2 x1 xb x2 x1 1B Bn mb xb x3 x2 x1 xb x3 x2 x1		
QMULU <i>Dd</i> , <i>Dj</i> , <i>Dk</i>	$(D_i)$ $(D_k) \Rightarrow D_d$ unsigned fractional multiply	REG-REG	1B Bn mb	 	ΔΔ0 (
QIVIOLO DU,DJ,DK	result is always a register $D_d$	nLG-nLG	TB BII IIID		
014111111111111111111111111111111111111		DEC IMM		4	
QMULU <i>Dd</i> , <i>Dj</i> ,# <i>opr8i</i>	$(D_j)$ $(M) \Rightarrow D_d$	REG-IMM1	1B Bn mb i1		
QMULU <i>Dd</i> , <i>Dj</i> ,# <i>opr16i</i>	Memory operand M can be 8, 16, or 32 bits	REG-IMM2	1B Bn mb i2 i1		
QMULU Dd, Dj, #opr32i	(D) (M) D	REG-IMM4	1B Bn mb i4 i3 i2 i1	1	
QMULU.bwl Dd,Dj,oprmemreg	$(D_j)$ $(M) \Rightarrow D_d$	REG-OPR	18 Bn mb xb		
	Memory operand M can be 8, 16, or 32 bits	REG-OPR1	18 Bn mb xb x1		
		REG-OPR2	18 Bn mb xb x2 x1		
OMULLI II	(144) (140) D	REG-OPR3	1B Bn mb xb x3 x2 x1	1	
QMULU.bwplbwpl	(M1) (M2)⇒ D <sub>d</sub>	OPR-OPR	18 Bn mb xb xb		
Dd,oprmemreg,oprmemreg	Memory operands M1 and M2 can be 8, 16, 24, or 32 bits	OPR-OPR1	1B Bn mb xb xb x1		
	M1 and M2 can be different sizes  Memory operand M1 appears first in the object code	OPR-OPR2	18 Bn mb xb xb x2 x1		
	Memory operand wit appears mist in the object code	OPR-OPR3	1B Bn mb xb xb x3 x2 x1		
	size of memory operands is encoded in the postbyte mb	OPR1-OPR	1B Bn mb xb x1 xb		
	, , , , , , , , , , , , , , , , , , , ,	OPR1-OPR1	18 Bn mb xb x1 xb x1		
	although memory operands could be registers, the	OPR1-OPR2	1B Bn mb xb x1 xb x2 x1		
	register and register-memory versions are more efficient	OPR1-OPR3	1B Bn mb xb x1 xb x3 x2 x1		
		OPR2-OPR	1B Bn mb xb x2 x1 xb		
		OPR2-OPR1	1B Bn mb xb x2 x1 xb x1		
		OPR2-OPR2	1B Bn mb xb x2 x1 xb x2 x1		
		OPR2-OPR3	1B Bn mb xb x2 x1 xb x3 x2 x1		
		OPR3-OPR	1B Bn mb xb x3 x2 x1 xb		
		OPR3-OPR1	1B Bn mb xb x3 x2 x1 xb x1		
		OPR3-OPR2			
		OPR3-OPR3	1B Bn mb xb x3 x2 x1 xb x3 x2 x1		<u></u>
ROL.bwpl oprmemreg	<del></del>	OPR	1n sb xb		ΔΔΟΔ
	│ <del>▗</del> ▃▔ <del>▗</del> ▃▔▔▔▘●●□▔▔▔ <del>▄</del> ┐	OPR1	1n sb xb x1		
	C MSB LSB	OPR2	1n sb xb x2 x1		
		OPR3	1n sb xb x3 x2 x1		
202	Rotate Left through Carry D <sub>i</sub> or memory, 1 bit position	ļ		<u> </u>	<u> </u>
ROR.bwpl oprmemreg	<b> </b>	OPR	1n sb xb		ΔΔΟΔ
		OPR1	1n sb xb x1		
	MSB LSB C	OPR2	1n sb xb x2 x1		
	Rotate Right through Carry D <sub>i</sub> or memory, 1 bit position	OPR3	1n sb xb x3 x2		
	priorate might unrough carry Di memory, i bit position	1		1	1

#### Table A-1. S12Z Instruction Set Summary (Sheet 15 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)	Condition Codes S X - I N Z V C
RTI	$\begin{array}{l} (M(SP)\text{-}M(SP+3)) \Rightarrow CCH:CCL, D0, D1; (SP)+4 \Rightarrow SP \\ (M(SP)\text{-}M(SP+3)) \Rightarrow D2H:D2L, D3H:D3L; (SP)+4 \Rightarrow SP \\ (M(SP)\text{-}M(SP+3)) \Rightarrow D4H:D4L, D5H:D5L; (SP)+4 \Rightarrow SP \\ (M(SP)\text{-}M(SP+3)) \Rightarrow D6H:D6MH:D6ML:D6L; (SP)+4 \Rightarrow SP \\ (M(SP)\text{-}M(SP+3)) \Rightarrow D7H:D7MH:D7ML:D7L; (SP)+4 \Rightarrow SP \\ (M(SP)\text{-}M(SP+2)) \Rightarrow XH:XM:XL; (SP)+3 \Rightarrow SP \\ (M(SP)\text{-}M(SP+2)) \Rightarrow XH:XM:YL; (SP)+3 \Rightarrow SP \\ (M(SP)\text{-}M(SP+2)) \Rightarrow RTNH:RTNM:RTNL; (SP)+3 \Rightarrow SP \\ Return from Interrupt \\ (S, X, and I can only be changed in supervisor state) \end{array}$	INH	18 90	Δ Ψ - Δ Δ Δ Δ Δ δ s s s s
RTS	(M(SP):M(SP+1):M(SP+2)) ⇒ PCH:PCM:PCL; (SP) + 3 ⇒ SP Return from Subroutine	INH	05	
SAT Di	$\begin{aligned} \text{saturate}(D_i) &\Rightarrow D_i \\ \text{Replace } D_i \text{ with the Saturated Value of } D_i \end{aligned}$	INH	1B An	Δ Δ Δ -
SBC Di,#oprimmsz  SBC Di,oprmemreg	(D <sub>i</sub> ) − (M) − C ⇒ D <sub>i</sub> Subtract with Carry from D <sub>i</sub> Memory operand M is the same size as D <sub>i</sub> M can be a memory operand or another register D <sub>j</sub>	IMM1 IMM2 IMM4 OPR OPR1 OPR2	1B 7p i1 1B 7p i2 i1 1B 7p i4 i3 i2 i1 1B 8n xb 1B 8n xb x1 1B 8n xb x2 x1	Δ Δ Δ Δ
SEC	1 ⇒ C Translates to ORCC #\$01	OPR3	1B 8n xb x3 x2 x1 DE 01	1
SEI	1 ⇒ I; (inhibit I interrupts) Translates to ORCC #\$10 (I can only be changed in supervisor state)	IMM	DE 10	1 s
SEV	1 ⇒ V Translates to ORCC #\$02	IMM	DE 02	1-
SEX cpureg,cpureg	Sign-Extend (r1) ⇒ (r2) D0~D7, X, Y, S, CCH, CCL, or CCW same as exchange EXG except r1 is smaller than r2 (If r2 = CCL or CCW, CCR bits may be written)	REG-REG	AE eb	c c c c c c c
SPARE	$\begin{split} &(SP)-3\Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP)-M(SP+2);\\ &(SP)-3\Rightarrow SP; YH:YM:YL \Rightarrow M(SP)-M(SP+2);\\ &(SP)-3\Rightarrow SP; XH:XM:XL \Rightarrow M(SP)-M(SP+2);\\ &(SP)-4\Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow M(SP)-M(SP+3);\\ &(SP)-4\Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow M(SP)-M(SP+3);\\ &(SP)-4\Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP)-M(SP+3);\\ &(SP)-4\Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP)-M(SP+3);\\ &(SP)-4\Rightarrow SP; C2H, CCL, D0, D1 \Rightarrow M(SP)-M(SP+3);\\ &(SP)-4\Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP)-M(SP+3);\\ &1\Rightarrow l; (pg1\ TRAP\ Vector)\Rightarrow PC\\ &Unimplemented\ pg1\ Opcode\ Trap\ Interrupt\\ &(I\ bit\ can\ only\ be\ changed\ in\ supervisor\ state) \end{split}$	INH	EF	1 s
ST Di,opr24a	$(D_i) \Rightarrow M$	EXT24	Dn i3 i2 i1	Δ Δ 0 -
ST Di,oprmemreg	Store Di to Memory Memory operand M is the same size as D <sub>i</sub> M can be a memory operand or another register D <sub>j</sub>	OPR OPR1 OPR2 OPR3	Cn xb Cn xb x1 Cn xb x2 x1 Cn xb x3 x2 x1	
ST xy,opr24a ST xy,oprmemreg	$\begin{split} (X) &\Rightarrow (M:M+1:M+2) \text{ or } (Y) \Rightarrow (M:M+1:M+2) \\ \text{Store index register X or Y to Memroy} \\ \text{M can be a memory operand or a register D}_j \end{split}$	EXT24 OPR OPR1 OPR2 OPR3	Dp i3 i2 i1 Cp xb Cp xb x1 Cp xb x2 x1 Cp xb x3 x2 x1	
ST S,oprmemreg	(SP) ⇒ (M:M+1:M+2) Store Stack Pointer SP to Memory M can be a memory operand or a register D <sub>j</sub>	OPR OPR1 OPR2 OPR3	1B 01 xb 1B 01 xb x1 1B 01 xb x2 x1 1B 01 xb x3 x2 x1	



#### Table A-1. S12Z Instruction Set Summary (Sheet 16 of 17)

Source Form	Operation	Address		Condition Cod		
Source Form		Mode(s)	Machine Coding (hex)	S X -	NZVC	
STOP	$ \begin{aligned} &(SP) - 3 \Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) - M(SP+2); \\ &(SP) - 3 \Rightarrow SP; YH:YM:YL \Rightarrow M(SP) - M(SP+2); \\ &(SP) - 3 \Rightarrow SP; XH:XM:XL \Rightarrow M(SP) - M(SP+2); \\ &(SP) - 4 \Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP) - M(SP+3); \\ &STOP All Clocks \end{aligned} $ Registers stacked to allow quicker recovery by interrupt. If S control bit = 1, the STOP instruction is disabled and acts like a NOP.	INH	1B 05			
SUB Di,#oprimmsz	$(D_i) - (M) \Rightarrow D_i$	IMM1	7p i1		- <u>A A A A</u>	
202 21,0	Subtract without Carry to D <sub>i</sub>	IMM2	7p i2 i1			
	Memory operand M is the same size as D <sub>i</sub>	IMM4	7p i4 i3 i2 i1			
SUB Di,oprmemreg	M can be a memory operand or another register D <sub>i</sub>	OPR	8n xb			
		OPR1	8n xb x1			
		OPR2	8n xb x2 x1			
		OPR3	8n xb x3 x2 x1			
SUB D6,X,Y	$(X) - (Y) \Rightarrow D6$ Subtract without carry	INH	FD			
SUB D6,Y,X	$(Y) - (X) \Rightarrow D6$ Subtract without carry	INH	FE			
SWI	$ \begin{aligned} &(SP) - 4 \Rightarrow SP; \\ &YL, RTNH:RTNM:RTNL \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; XM:XL, YH:YM \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D2L, D1, D0, XH \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D2L, D3H:D3L, D2H \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D6L, D5H:D5L, D4H \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D7L, D6H:D6MH:D6ML \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 4 \Rightarrow SP; CCL, D7H:D7MH:D7ML \Rightarrow M(SP) - M(SP+3); \\ &(SP) - 1 \Rightarrow SP; (CCH) \Rightarrow M(SP); \\ &1 \Rightarrow I; (SWI Vector) \Rightarrow PC \\ &Software Interrupt \\ &(I bit can only be changed in supervisor state) \\ &(SP) - 3 \Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) - M(SP+2); \end{aligned} $	INH	1B 07	1		
	$ \begin{array}{l} (SP)-3\Rightarrow SP; YH:YM:YL\Rightarrow M(SP)-M(SP+2);\\ (SP)-3\Rightarrow SP; XH:XM:XL\Rightarrow M(SP)-M(SP+2);\\ (SP)-4\Rightarrow SP; D7H:D7MH:D7ML:D7L\Rightarrow M(SP)-M(SP+3);\\ (SP)-4\Rightarrow SP; D6H:D6MH:D6ML:D6L\Rightarrow M(SP)-M(SP+3);\\ (SP)-4\Rightarrow SP; D4H:D4L, D5H:D5L\Rightarrow M(SP)-M(SP+3);\\ (SP)-4\Rightarrow SP; D2H:D2L, D3H:D3L\Rightarrow M(SP)-M(SP+3);\\ (SP)-4\Rightarrow SP; CCH, CCL, D0, D1\Rightarrow M(SP)-M(SP+3);\\ 1\Rightarrow I; (SYS Vector)\Rightarrow PC\\ System Call Software Interrupt\\ (I bit can only be changed in supervisor state) \end{array} $			\$	S	
TBcc Di,oprmemreg,oprdest	$(D_i) - 1 \Rightarrow D_i$ Test and branch	REG-R7	0B lb rb			
TD	[(0) 4 · V · · 0) 4 · V · T	REG-R15	0B lb rb r1			
TBcc xy,oprmemreg,oprdest	$(X) - 1 \Rightarrow X$ or $(Y) - 1 \Rightarrow Y$ Test and branch	REG-R7	0B 1b rb			
TBcc.bwpl oprmemreg,oprdest	(M) − 1 ⇒ M	REG-R15 OPR-R7	0B 1b rb r1			
TBCC.DWpi Opinienileg,Opidest	Test $D_{i}$ , X, Y, or memory operand M, and	OPR-R/ OPR-R15	0B lb xb rb 0B lb xb rb r1			
	branch if condition cc is true.	OPR1-R7	0B 1b xb x1 rb			
	Memory operand M may be 8, 16, 24, or 32 bits long	OPR1-R15	0B lb xb x1 rb r1			
	cc can be Not Equal-TBNE, Equal-TBEQ, Plus-TBPL,	OPR2-R7	0B 1b xb x2 x1 rb			
	Minus-TBMI, Greater Than-TBGT, or Less Than or Equal-TBLE (encoded in postbyte lb)	OPR2-R15	0B lb xb x2 x1 rb r1			
	Branch offset is 7 or 15 bits	OPR3-R7	0B lb xb x3 x2 x1 rb			
		OPR3-R15	0B lb xb x3 x2 x1 rb r1			
TFR cpureg,cpureg	(r1) ⇒ (r2) Transfer CPU Register r1 to r2 D0-D7, X, Y, S, CCH, CCL, or CCW if same size, direct transfer if 1st smaller than 2nd, zero-extend 1st to 2nd if 1st larger than 2nd, transfer low portion of 1st to 2nd	REG-REG	9E tb	C C C C S S S	 c c c c c	
	(S, X, and I bits can only be changed in supervisor state) (If r2 = CCL or CCW, CCR bit may be written directly)					



#### Table A-1. S12Z Instruction Set Summary (Sheet 17 of 17)

Source Form	Operation	Address Mode(s)	Machine Coding (hex)	Condition Codes	
				S X - I N Z V	
TRAP #trapnum	$ \begin{aligned} &(SP) - 3 \Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) \sim M(SP+2); \\ &(SP) - 3 \Rightarrow SP; YH:YM:YL \Rightarrow M(SP) \sim M(SP+2); \\ &(SP) - 3 \Rightarrow SP; XH:XM:XL \Rightarrow M(SP) \sim M(SP+2); \\ &(SP) - 4 \Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow M(SP) \sim M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow M(SP) \sim M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D4H:D4L, D5H:D5L \Rightarrow M(SP) \sim M(SP+3); \\ &(SP) - 4 \Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) \sim M(SP+3); \\ &(SP) - 4 \Rightarrow SP; CCH, CCL, D0, D1 \Rightarrow M(SP) \sim M(SP+3); \\ &1 \Rightarrow I; (TRAP Vector) \Rightarrow PC \\ &Unimplemented Opcode Trap Interrupt \\ &(I bit can only be changed in supervisor state) \end{aligned} $	INH	1B tn	1 s	
WAI	$\begin{array}{l} (SP) - 3 \Rightarrow SP; RTNH:RTNM:RTNL \Rightarrow M(SP) - M(SP+2); \\ (SP) - 3 \Rightarrow SP; YH:YM:YL \Rightarrow M(SP) - M(SP+2); \\ (SP) - 3 \Rightarrow SP; XH:XM:XL \Rightarrow M(SP) - M(SP+2); \\ (SP) - 4 \Rightarrow SP; D7H:D7MH:D7ML:D7L \Rightarrow M(SP) - M(SP+3); \\ (SP) - 4 \Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow M(SP) - M(SP+3); \\ (SP) - 4 \Rightarrow SP; D6H:D6MH:D6ML:D6L \Rightarrow M(SP) - M(SP+3); \\ (SP) - 4 \Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) - M(SP+3); \\ (SP) - 4 \Rightarrow SP; D2H:D2L, D3H:D3L \Rightarrow M(SP) - M(SP+3); \\ (SP) - 4 \Rightarrow SP; CPH, CCL, D0, D1 \Rightarrow M(SP) - M(SP+3); \\ Wait for Interrupt \\ (X and I set depending on interrupt source) \end{array}$	INH	1B 06	 v v	
ZEX cpureg,cpureg	(r1) ⇒ (r2) Zero-extend CPU Register r1 to r2 D0-D7, X, Y, S, CCH, CCL, or CCW same as transfer TFR except r1 is smaller than r2 (S, X, and I bits can only be changed in supervisor state) (If r2 = CCL or CCW, CCR bit may be written directly)	REG-REG	9E tb	 c c c c c c c s s s	



## A.3 S12Z Opcode Map

Instruction opcodes are organized in two pages of 256 codes each. The opcodes on the first page are the most efficient because they require only one byte of object code. One of the codes on the first opcode page (code 0x1B) is used to select a second opcode page with 256 more instruction opcodes (not all are used). The instructions on this second opcode page require the pg2 prebyte plus an 8-bit opcode so they require a minimum of two bytes of object code. Opcode page 2 includes less-frequently-used instructions.

A few instructions span several opcodes because the opcode includes part of an address or a register code. There are 18-bit immediate versions of load X and load Y which use 2 bits of the opcode as the two highest order bits of the 18-bit immediate value. The other 16 bits of the immediate value are provided in two more bytes of object code after the opcode. The bit field instructions use three bits in the opcode to specify a source or destination register so these instructions span eight opcodes.

BGND SHIFT D2 INC D2 DEC D2 ADD D2 ADD D2 SUB D2 SUB D2 LD D2 LD D2 LD D2 ST D2 EXT24 CMP D2 CMP D2 ST D2 NOP ADD D3 CMP D3 CMP D3 INC D3 ST D3 EXT24 SHIFT D3 DEC D3 ADD D3 SUB D3 SUB D3 LD D3 LD D3 LD D3 ST D3 LD D4 LD D4 CMP D4 INC D4 ADD D4 ADD D4 SUB D4 ST D4 ST D4 EXT24 SHIFT D4 DEC D4 SUB D4 LD D4 CMP D4 BRCLR LD D5 INC D5 CMP D5 DEC D5 ST D5 OPR ST D5 EXT24 BRSET SHIFT D5 ADD D5 ADD D5 SUB D5 SUB D5 LD D5 LD D5 CMP D5 DEC D0 INH SUB D0 CMP D0 CMP D0 SHIFT DO ADD D0 IMM1 SUB D0 IMM1 LD D0 EXT24 ST D0 OPR ST D0 EXT24 PSH/PUL BCC INC D0 ADD D0 LD D0 LD D0 CMP D1 SHIFT D1 **BCS** INC D1 DEC D1 ADD D1 IMM1 ADD D1 OPR SUB D1 IMM1 SUB D1 OPR LD D1 IMM1 LD D1 OPR LD D1 EXT24 ST D1 OPR ST D1 EXT24 CMP D1 OPR SHIFT D6 INC D6 DEC D6 ADD D6 ADD D6 SUB D6 SUB D6 LD D6 LD D6 LD D6 ST D6 ST D6 EXT24 CMP D6 CMP D6 LEA D7 SHIFT D7 BEQ INC D7 DEC D7 ADD D7 ADD D7 SUB D7 SUB D7 LD D7 LD D7 LD D7 ST D7 ST D7 EXT24 CMP D7 CMP D7 LEA X AND D2 LD X EXT24 CMP X CMP X LEA X BVC CLR D2 MUL D2 AND D2 OR D2 OR D2 LD X LD X ST X OPR ST X EXT24 LD Y CMP Y AND D3 CMP Y LEA Y CLR D3 LD Y EXT24 ST Y EXT24 LEA Y BVS MUL D3 AND D3 OR D3 OR D3 LD Y ST Y OPR CA.DA.EA.FA AND D4 AND D4 OR D4 OPR LEA S LEA S BPL CLR D4 MUL D4 JMP OPR OR D4 CLR X .IMP CB,DB,EB,FB AND D5 DBcc/TBcc BMI CLR D5 MUL D5 AND D5 OR D5 OR D5 OPR CLR Y LD Y IMMu18 pg2 CMP X,Y MOV.B BGE CLR D0 MUL DO AND D0 AND DO OPR OR D0 OR D0 OPR INC.B OPR DEC.B OPR CLR.B OPR COM.B OPR NEG.B OPR BCLR MOV B CLR D1 AND D1 AND D1 OPR OR D1 OR D1 OPR INC.W OPR DEC.W OPR CLR.W OPR COM.W OPR NEG.W OPR SUB D6,X,Y MOV W MOV.W BLT REL MUL D1 BSFT CLR.P OPR SUB D6,Y,X MOV.P CLR D6 AND D6 AND D6 OR D6 OPR TFR EXG/SEX ANDCC ORCC IMM1 MOV P BGT MUI D6 OR D6 BTGI CLR D7 INH AND D7 OR D7 OR D7 INC.L OPR DEC.L OPR CLR.L OPR COM.L OPR NEG.L OPR BLE REL AND D7 SPARE MOVI MOVI MUI D7 SWI

Table A-2. Opcode Map (Sheet 1 of 2)

Opcode in Hexadecimal F0 BRA REL Instruction Mnemonic Addressing Mode(s) or Postbyte



#### Table A-2. Opcode Map (Sheet 2 of 2)

1B 00	1B 10	1B 20	1B 30	1B 40	1B 50	1B 60	1B 70	1B 80	1B 90	1B A0	1B B0	1B C0	1B D0	1B E0	1B F0
LD S	MINU D2	MINS D2	DIV D2	ABS D2	ADC D2	ADC D2	SBC D2	SBC D2	RTI	SAT D2	QMUL D2	TRAP	TRAP	TRAP	TRAP
OPR	OPR	OPR	postbyte mb	INH	IMM2	OPR	IMM2	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 01	1B 11	1B 21	1B 31	1B 41	1B 51	1B 61	1B 71	1B 81	1B 91	1B A1	1B B1	1B C1	1B D1	1B E1	1B F1
ST S	MINU D3	MINS D3	DIV D3	ABS D3	ADC D3	ADC D3	SBC D3	SBC D3	CLB	SAT D3	QMUL D3	TRAP	TRAP	TRAP	TRAP
OPR	OPR	OPR	postbyte mb	INH	IMM2	OPR	IMM2	OPR	postbyte cb	INH	postbyte mb	INH	INH	INH	INH
1B 02	1B 12	1B 22	1B 32	1B 42	1B 52	1B 62	1B 72	1B 82	1B 92	1B A2	1B B2	1B C2	1B D2	1B E2	1B F2
CMP S	MINU D4	MINS D4	DIV D4	ABS D4	ADC D4	ADC D4	SBC D4	SBC D4	TRAP	SAT D4	QMUL D4	TRAP	TRAP	TRAP	TRAP
OPR	OPR	OPR	postbyte mb	INH	IMM2	OPR	IMM2	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 03	1B 13	1B 23	1B 33	1B 43	1B 53	1B 63	1B 73	1B 83	1B 93	1B A3	1B B3	1B C3	1B D3	1B E3	1B F3
LD S	MINU D5	MINS D5	DIV D5	ABS D5	ADC D5	ADC D5	SBC D5	SBC D5	TRAP	SAT D5	QMUL D5	TRAP	TRAP	TRAP	TRAP
IMM3	OPR	OPR	postbyte mb	INH	IMM2	OPR	IMM2	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 04	1B 14	1B 24	1B 34	1B 44	1B 54	1B 64	1B 74	1B 84	1B 94	1B A4	1B B4	1B C4	1B D4	1B E4	1B F4
CMP S	MINU D0	MINS D0	DIV D0	ABS D0	ADC D0	ADC D0	SBC D0	SBC D0	TRAP	SAT D0	QMUL D0	TRAP	TRAP	TRAP	TRAP
IMM3	OPR	OPR	postbyte mb	INH	IMM1	OPR	IMM1	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 05	1B 15	1B 25	1B 35	1B 45	1B 55	1B 65	1B 75	1B 85	1B 95	1B A5	1B B5	1B C5	1B D5	1B E5	1B F5
STOP	MINU D1	MINS D1	DIV D1	ABS D1	ADC D1	ADC D1	SBC D1	SBC D1	TRAP	SAT D1	QMUL D1	TRAP	TRAP	TRAP	TRAP
INH	OPR	OPR	postbyte mb	INH	IMM1	OPR	IMM1	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 06	1B 16	1B 26	1B 36	1B 46	1B 56	1B 66	1B 76	1B 86	1B 96	1B A6	1B B6	1B C6	1B D6	1B E6	1B F6
WAI	MINU D6	MINS D6	DIV D6	ABS D6	ADC D6	ADC D6	SBC D6	SBC D6	TRAP	SAT D6	QMUL D6	TRAP	TRAP	TRAP	TRAP
INH	OPR	OPR	postbyte mb	INH	IMM4	OPR	IMM4	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 07	1B 17	1B 27	1B 37	1B 47	1B 57	1B 67	1B 77	1B 87	1B 97	1B A7	1B B7	1B C7	1B D7	1B E7	1B F7
SYS	MINU D7	MINS D7	DIV D7	ABS D7	ADC D7	ADC D7	SBC D7	SBC D7	TRAP	SAT D7	QMUL D7	TRAP	TRAP	TRAP	TRAP
INH	OPR	OPR	postbyte mb	INH	IMM4	OPR	IMM4	OPR	INH	INH	postbyte mb	INH	INH	INH	INH
1B 08	1B 18	1B 28	1B 38	1B 48	1B 58	1B 68	1B 78	1B 88	1B 98	1B A8	1B B8	1B C8	1B D8	1B E8	1B F8
1B 09	MAXU D2	MAXS D2	MOD D2	MAC D2	BIT D2	BIT D2	EOR D2	EOR D2	TRAP						
1B 0A	OPR	OPR	postbyte mb	postbyte mb	IMM2	OPR	IMM2	OPR	INH						
1B 0B 1B 0C 1B 0D 1B 0E	1B 19 MAXU D3 OPR	1B 29 MAXS D3 OPR	1B 39 MOD D3 postbyte mb	1B 49 MAC D3 postbyte mb	1B 59 BIT D3 IMM2	1B 69 BIT D3 OPR	1B 79 EOR D3 IMM2	1B 89 EOR D3 OPR	1B 99 TRAP INH	1B A9 TRAP INH	1B B9 TRAP INH	1B C9 TRAP INH	1B D9 TRAP INH	1B E9 TRAP INH	1B F9 TRAP INH
1B 0F	1B 1A	1B 2A	1B 3A	1B 4A	1B 5A	1B 6A	1B 7A	1B 8A	1B 9A	1B AA	1B BA	1B CA	1B DA	1B EA	1B FA
	MAXU D4	MAXS D4	MOD D4	MAC D4	BIT D4	BIT D4	EOR D4	EOR D4	TRAP						
	OPR	OPR	postbyte mb	postbyte mb	IMM2	OPR	IMM2	OPR	INH						
BFEXT	1B 1B	1B 2B	1B 3B	1B 4B	1B 5B	1B 6B	1B 7B	1B 8B	1B 9B	1B AB	1B BB	1B CB	1B DB	1B EB	1B FB
	MAXU D5	MAXS D5	MOD D5	MAC D5	BIT D5	BIT D5	EOR D5	EOR D5	TRAP						
	OPR	OPR	postbyte mb	postbyte mb	IMM2	OPR	IMM2	OPR	INH						
BFINS postbyte bb	1B 1C	1B 2C	1B 3C	1B 4C	1B 5C	1B 6C	1B 7C	1B 8C	1B 9C	1B AC	1B BC	1B CC	1B DC	1B EC	1B FC
	MAXU D0	MAXS D0	MOD D0	MAC D0	BIT D0	BIT D0	EOR D0	EOR D0	TRAP						
	OPR	OPR	postbyte mb	postbyte mb	IMM1	OPR	IMM1	OPR	INH						
	1B 1D	1B 2D	1B 3D	1B 4D	1B 5D	1B 6D	1B 7D	1B 8D	1B 9D	1B AD	1B BD	1B CD	1B DD	1B ED	1B FD
	MAXU D1	MAXS D1	MOD D1	MAC D1	BIT D1	BIT D1	EOR D1	EOR D1	TRAP						
	OPR	OPR	postbyte mb	postbyte mb	IMM1	OPR	IMM1	OPR	INH						
	1B 1E	1B 2E	1B 3E	1B 4E	1B 5E	1B 6E BIT D6	1B 7E EOR D6	1B 8E EOR D6	1B 9E TRAP	1B AE TRAP	1B BE TRAP	1B CE TRAP	1B DE TRAP	1B EE TRAP	1B FE TRAP
	MAXU D6 OPR 1B 1F	MAXS D6 OPR 1B 2F	MOD D6 postbyte mb 1B 3F	MAC D6 postbyte mb	BIT D6 IMM4 1B 5F	OPR 1B 6F	IMM4 1B 7F	OPR 1B 8F	INH 1B 9F	INH 1B AF	INH 1B BF	INH 1B CF	INH 1B DF	1B EF	INH 1B FF

Opcode in Hexadecimal IB 00 LD S OPR

Instruction Mnemonic Addressing Mode(s) or Postbyte



## A.4 Postbyte Coding

Many instructions use a postbyte to provide variations of the instructions including various addressing mode combinations for instructions with two or more operands. Refer to the tables and explanations on the following pages for a complete description of postbyte coding.

#### A.4.1 General Operand (OPR) Addressing Postbyte (xb)

Instead of having separate opcodes for every possible addressing mode, instructions such as load (LD), store (ST), and ADD use a postbyte to specify the addressing mode that is used to access an instruction operand. Some instructions such as the math instructions MUL, MAC, DIV, and MOD or the move instructions, have two operands and each of these operands can use a separate xb postbyte to specify the memory location or register to be used in the instruction.

The xb postbyte allows 16 submodes as shown in the following table. These include indexed addressing modes, three variations of extended addressing mode, register-as-memory, and a short-immediate mode for quickly initializing registers with common constants such as -1 or +2.

	xb	postk	yte b	itwise	enc	oding		1 [	Summary	Summary	Operand	Detailed				
b7	b6	b5	b4	b3	b2	b1	b0		Source Form	Address Mode	Machine Coding	Source Form	Detailed Addressing Modes			
0	1	1	1	e4 IMI	M (–1,	1, 2	14, 15)	lΓ				INST #oprsxe4i	IMMe4 - Short Immediate (-1, 1, 2, 314, 15)*			
1	0	1	1	1		D[2:0]		1				INST <i>Di</i>	REG - Register as operand			
0	1	X١	/S		u4 (0	)15)		1				INST (opru4,xys)	IDX - u4 Constant offset from xys			
1	1	1 XY 0 0 1 1		1	1				INST (+xy)							
1	1	1	XY	0	1	1	1	1				INST (xy+)				
1	1	0	XY	0	0	1	1	1				INST (-xy)				
1	1	0	XY	0	1	1	1	1		OPR	xb	INST (xy-)	++IDX - Pre/post inc/dec +-xy+-,-s+			
1	1	1	1	1	0	1	1	1				INST (-s)				
1	1	1	1	1	1	1	1	1				INST (s+)				
1	0	XYS 1 D[2:0]							INST (Di,xys)	REG,IDX - Register offset from xys D0,D1,D6,D7 unsigned; D2~D5 signed						
1	1	0	XY	1		D[2:0]			INST oprmemreg			INST [Di,xy]	[REG,IDX] - Register offset from xys Indirect D0,D1,D6,D7 unsigned; D2~D5 signed			
1	1	XY	SP	0	0	0	sign	1				INST (oprs9,xysp)	IDX1 - s9 Constant offset from xysp; -256 to +255			
1	1	XY	SP	0	1	0	sign	1		OPR1	xb x1		[IDX1] - s9 offset from xysp Indirect; -256 to +255			
0	0			Addr	[13:8]			1				INST opru14	EXT1 - u14 Short Extended (first 16K)			
1	0	Addr[	17:16]	0		D[2:0]				OPR2	xb x2 x1	INST (opru18,Di)	IDX2,REG - u18 offset from Di (256K) D0,D1,D6,D7 unsigned; D2~D5 signed			
1	1	1	1	1	A17	0	A16					INST opru18	<b>EXT2</b> - u18 Extended (256K)			
1	1	XY	SP	0 0 1 0		0	1				INST (opr24,xysp)	IDX3 - 24b constant offset from xysp				
1	1	1 XYSP 0 1 1 0		0	1				INST [opr24,xysp]	[IDX3] - 24b offset from xysp Indirect						
1	1	1 1 0 1 D[2:0]					OPR3	xb x3 x2 x1	INST (opru24,Di)	IDX3,REG - 24b offset from Di D0,D1,D6,D7 unsigned; D2~D5 signed						
1	1	1	1	1	0	1	0					INST opr24	EXT3 - 24b Extended (full 16M)			
1	1 1 1 1 1 0		0					INST [opr24]	[EXT3] - 24b address Indirect							

Table A-3. General Operand Addressing Postbyte (xb) Decode

The IMMe4 short immediate mode uses an enumerated 4-bit code to select 1-of-16 constants where 0:0:0:0:0 indicates -1 and the remaining 15 codes indicate the values 1, 2, ...14, 15. These constants are automatically sign-extended to the size of the operation. For example, the instruction LD X #-1 is an efficient 2-byte instruction which loads 0xFFFFFF into the 24-bit index register.

D[2:0] selects 1-of-8 CPU data registers 0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7. For XY, 0=X and 1=Y. For XYSP, 0:0=X, 0:1=Y, 1:0=S, and 1:1=PC. For XYS,

<sup>\*</sup> Shift instructions treat the 4-bit short immediate value as the upper four bits of a 5-bit immediate value where the least significant bit of the 5-bit value is located in the shift postbyte.

0:0=X, 0:1=Y, 1:0=S, and the remaining 1:1 code corresponds to another row in the decode table. The bit labeled sign holds the high-order 9<sup>th</sup> (or sign bit) of a 9-bit signed value.

The following table shows the coding map for the xb postbyte, that results from the above decode.

С F n,D2 IDX2,REG u18 0,X IDX u4 0,Y IDX u4 0,S IDX u4 -1 IMMe4 \_0 n,X n,Y n,S n,PC 1,X IDX u4 1,Y IDX u4 1,S IDX u4 n,D3 IDX1 s9 IDX1 s9 IDX1 s9 IDX1 s9 1 IMMe4 IDX2,REG u18 2,X IDX u4 2,Y IDX u4 2 IMMe4 n,D4 \_2 IDX u4 IDX2,REG u18 IDX3 24b IDX3 24b IDX3 24b IDX3 24b 3,X IDX u4 3,Y IDX u4 auto,-X auto,-Y auto,+X auto,+Y 3 IMMe4 \_3 IDX u4 IDX2,REG u18 ++IDX ++IDX 4,X IDX u4 4,Y IDX u4 4,S IDX u4 \_4 4 IMMe4 IDX2,REG u18 [n,X] [IDX1] s9 5,X IDX u4 5,Y IDX u4 5,S [IDX1] s9 [IDX1] s9 [IDX1] s9 5 IMMe4 \_5 IDX u4 IDX2,REG u18 6.X 6,Y IDX u4 6.S n.D6 [n,X] [n,S] [n,PC] \_6 IDX u4 IDX u4 IMMe4 IDX2,REG u18 [IDX3] 24b [IDX3] 24b [IDX3] 24b [IDX3] 24b n,D7 auto,Xauto,Yauto,X+ auto,Y+ 7,X IDX u4 7,Y IDX u4 7,S IDX u4 7 IMMe4 \_7 postbyte + 1 extension byte IDX2,REG u18 ++IDX ++IDX ++IDX for low-order 8 address bits EXT1 u14 n,D2 D2,Y D2,S [D2,X] [REG,IDX] D2.X D2 [D2,Y] [REG,IDX] 8.X 8.Y 8,8 \_8 IDX3,REG 24b IDX u4 IDX u4 IMMe4 REG.IDX REG.IDX REG.IDX EXT2 u18 n,D3 9.X 9.Y 9.S D3.X D3.Y D3,S D3 [D3,X] [REG,IDX] [D3,Y] [REG,IDX] May be used to access first 16K of IDX3,REG 24b \_9 IDX u4 IDX u4 IMMe4 REG.IDX REG.IDX REG.IDX address space which includes all I/O and control registers plus ~14K of RAM 10,X 10.Y 10.S 10 D4,X D4.Y D4,S D4 REG [D4,X] [D4,Y] \_A IDX3,REG 24b FXT3 24h IDX u4 IDX u4 IMMe4 REG.IDX REG.IDX REG.IDX [REG,IDX] rreg.idx1 11,X 11,Y 11,S D5,Y D5,S D5 REG [D5,X] [REG,IDX] [D5,Y] [REG,IDX] auto,-S D5,X \_B IDX3,REG IDX u4 IDX u4 IDX u4 IMMe4 REG IDX REG.IDX REG IDX D0,Y D0,S 12,X 12,Y 12,S D0 [D0,X] [D0,Y] \_C IDX3.REG IDX u4 IDX u4 IDX u4 IMMe4 REG, IDX REG,IDX REG,IDX [REG,IDX] [REG,IDX] EXT2 u18 D1,X REG,IDX D1,S REG,IDX [D1,X] [REG,IDX] [D1,Y] [REG,IDX] 13,X 13,Y 13,S D1,Y 13 \_D IDX3.REG IMMe4 IDX u4 IDX u4 **REG.IDX** REG 14,X 14,S D6,X REG,IDX D6,Y D6,S REG,IDX [D6,X] [REG,IDX] [D6,Y] [REG,IDX] [n] [EXT3] 24b \_E IDX3.REG IDX 114 IDX u4 IDX u4 IMMe4 **REG.IDX** 15,X IDX u4 15,S IDX u4 D7,X REG.IDX [D7,X] [REG,IDX] [D7,Y] [REG.IDX] auto,S+ \_F IDX3,REG

Table A-4. General Operand Addressing Postbyte (xb) Coding Map

#### Math Postbyte (mb) for MUL, MAC, DIV, MOD and QMUL A.4.2

For math instructions MUL, MAC, DIV, MOD, and QMUL, the destination is specified in bits 2:0 of the opcode and the mb postbyte specifies the addressing modes for the two source operands. OPR addressing modes support 16 general operand addressing sub-modes including indexed, extended, register, and auto increment modes.

In the following decode table, Rs1 and Rs2 refer to source operand registers for the first and second operands. The 3-bit codes select 1-of-8 CPU data registers 0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7. Memory operand size options include 8-bit byte, 16-bit word, 24-bit pointer, and 32-bit long word.

Linear S12 Core Reference Manual, Rev. 1.01 364 Freescale Semiconductor



Table A-5. MUL, MAC, DIV, MOD, and QMUL Postbyte (mb) Postbyte Decode

		mb postbyte bitwise	encoding				Addressing modes for
b7	b6	b5 b4	b3	b2	b1	b0	Operand 1, Operand 2
	0	Rs1			Rs2		Register , Register
	1	Rs1		0	Size 2 =	0:0 byte	Register , OPR.B
	1	Rs1		0	Size 2 =	0:1 word	Register , OPR.W
	1	Rs1		0	Size 2 =	1:1 long	Register , OPR.L
	1	Rs1		1	Size 2 =	0:0 byte	Register , IMM1
	1	Rs1		1	Size 2 = 0:1 word		Register , IMM2
	1	Rs1	1	Size 2 =	1:1 long	Register , IMM4	
	1	Size 1 = 0:0 byte	Size 2 =	0:0 byte	1	0	OPR.B , OPR.B
	1	Size 1 = 0:0 byte	Size 2 =	0:1 word	1	0	OPR.B , OPR.W
	1	Size 1 = 0:0 byte	Size 2 = 1	:0 pointer	1	0	OPR.B , OPR.P
4 0: 1	1	Size 1 = 0:0 byte	Size 2 =	1:1 long	1	0	OPR.B , OPR.L
1 = Signed, 0 = Unsigned	1	Size 1 = 0:1 word	Size 2 =	0:0 byte	1	0	OPR.W, OPR.B
0 = Onlinghod	1	Size 1 = 0:1 word	Size 2 =	0:1 word	1	0	OPR.W, OPR.W
	1	Size 1 = 0:1 word	Size 2 = 1	:0 pointer	1	0	OPR.W, OPR.P
	1	Size 1 = 0:1 word	Size 2 =	1:1 long	1	0	OPR.W , OPR.L
	1	Size 1 = 1:0 pointer	Size 2 =	0:0 byte	1	0	OPR.P , OPR.B
	1	Size 1 = 1:0 pointer	Size 2 =	0:1 word	1	0	OPR.P , OPR.W
	1	Size 1 = 1:0 pointer	Size 2 = 1	:0 pointer	1	0	OPR.P , OPR.P
	1	Size 1 = 1:0 pointer	Size 2 =	1:1 long	1	0	OPR.P , OPR.L
	1	Size 1 = 1:1 long	Size 2 =	0:0 byte	1	0	OPR.L , OPR.B
	1	Size 1 = 1:1 long	Size 2 =	0:1 word	1	0	OPR.L , OPR.W
	1	Size 1 = 1:1 long	Size 2 = 1	:0 pointer	1	0	OPR.L , OPR.P
	1	Size 1 = 1:1 long	Size 2 =	1:1 long	1	0	OPR.L , OPR.L

The following table shows the coding map for the mb postbyte, that results from the above decode.

Table A-6. MUL, MAC, DIV, MOD, and QMUL Postbyte (mb) Coding Map

				Unsi	gned				Signed							
	0_	1_	2_	3_	4_	5_	6_	7_	8_	9_	<b>A</b> _	B_	C_	D_	E_	F_
_0	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D2	D2	D2	D2	OPR.B	OPR.B	OPR.B	OPR.B	D2	D2	D2	D2	OPR.B	OPR.B	OPR.B	OPR.B
_1	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D3	D3	D3	D3	OPR.W	OPR.W	OPR.W	OPR.W	D3	D3	D3	D3	OPR.W	OPR.W	OPR.W	OPR.W
_2	D2,	D4,	D0,	D6,	OPR.B,	OPR.W,	OPR.P,	OPR.L,	D2,	D4,	D0,	D6,	OPR.B,	OPR.W,	OPR.P,	OPR.L,
	D4	D4	D4	D4	OPR.B	OPR.B	OPR.B	OPR.B	D4	D4	D4	D4	OPR.B	OPR.B	OPR.B	OPR.B
_3	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D5	D5	D5	D5	OPR.L	OPR.L	OPR.L	OPR.L	D5	D5	D5	D5	OPR.L	OPR.L	OPR.L	OPR.L
_4	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D0	D0	D0	D0	IMM1	IMM1	IMM1	IMM1	D0	D0	D0	D0	IMM1	IMM1	IMM1	IMM1
_5	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D1	D1	D1	D1	IMM2	IMM2	IMM2	IMM2	D1	D1	D1	D1	IMM2	IMM2	IMM2	IMM2
_6	D2,	D4,	D0,	D6,	OPR.B,	OPR.W,	OPR.P,	OPR.L,	D2,	D4,	D0,	D6,	OPR.B,	OPR.W,	OPR.P,	OPR.L,
	D6	D6	D6	D6	OPR.W	OPR.W	OPR.W	OPR.W	D6	D6	D6	D6	OPR.W	OPR.W	OPR.W	OPR.W
_7	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,	D2,	D4,	D0,	D6,
	D7	D7	D7	D7	IMM4	IMM4	IMM4	IMM4	D7	D7	D7	D7	IMM4	IMM4	IMM4	IMM4
_8	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D2	D2	D2	D2	OPR.B	OPR.B	OPR.B	OPR.B	D2	D2	D2	D2	OPR.B	OPR.B	OPR.B	OPR.B
_9	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D3	D3	D3	D3	OPR.W	OPR.W	OPR.W	OPR.W	D3	D3	D3	D3	OPR.W	OPR.W	OPR.W	OPR.W
_ <b>A</b>	D3,	D5,	D1,	D7,	OPR.B,	OPR.W,	OPR.P,	OPR.L,	D3,	D5,	D1,	D7,	OPR.B,	OPR.W,	OPR.P,	OPR.L,
	D4	D4	D4	D4	OPR.P	OPR.P	OPR.P	OPR.P	D4	D4	D4	D4	OPR.P	OPR.P	OPR.P	OPR.P
_ <b>B</b>	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D5	D5	D5	D5	OPR.L	OPR.L	OPR.L	OPR.L	D5	D5	D5	D5	OPR.L	OPR.L	OPR.L	OPR.L
_ <b>C</b>	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D0	D0	D0	D0	IMM1	IMM1	IMM1	IMM1	D0	D0	D0	D0	IMM1	IMM1	IMM1	IMM1
_D	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D1	D1	D1	D1	IMM2	IMM2	IMM2	IMM2	D1	D1	D1	D1	IMM2	IMM2	IMM2	IMM2
_ <b>E</b>	D3,	D5,	D1,	D7,	OPR.B,	OPR.W,	OPR.P,	OPR.L,	D3,	D5,	D1,	D7,	OPR.B,	OPR.W,	OPR.P,	OPR.L,
	D6	D6	D6	D6	OPR.L	OPR.L	OPR.L	OPR.L	D6	D6	D6	D6	OPR.L	OPR.L	OPR.L	OPR.L
_ <b>F</b>	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,	D3,	D5,	D1,	D7,
	D7	D7	D7	D7	IMM4	IMM4	IMM4	IMM4	D7	D7	D7	D7	IMM4	IMM4	IMM4	IMM4

## A.4.3 Loop Primitive Postbyte (lb)

The lb postbyte shows the coding for the DBcc and TBcc loop primitive instructions. Decrement or Test D<sub>i</sub>, X, Y, or a byte, word, pointer, or long memory location and then branch based on EQ, NE, PL, MI, GT, or LE. Unused codes for CC test or decrement, but do not branch or change the CCR bits.

Table A-7. Loop Instruction Postbyte (lb) Decode

	lb p	ostb	yte bi	twise	enco	ding	
b7	b6	b5	b4	b3	b2	b1	b0
D/T		CC		0		Di[2:0]	
D/T		CC		1	0	Х	Y/X
D/T		CC		1	1	SI	ZE

Comments
Test or Decrement Di and then branch based on condition CC (NE,EQ,PL,MI,GT,or LE)
Test or Decrement X or Y and then branch based on condition CC (NE,EQ,PL,MI,GT,or LE)
Test or Decrement Memory location (.B,.W,.P, or .L) and then branch based on condition CC

Table A-8. Loop Postbyte (lb) Coding Map

				Test and	Branch				Decrement and Branch							
	0_	1_	2_	3_	4_	5_	6_	7_	8_	9_	<b>A</b> _	B_	C_	D_	E_	F_
_0	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D2	D2	D2	D2	D2	D2	TBRN	TBRN	D2	D2	D2	D2	D2	D2	DBRN	DBRN
_1	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D3	D3	D3	D3	D3	D3	TBRN	TBRN	D3	D3	D3	D3	D3	D3	DBRN	DBRN
_2	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D4	D4	D4	D4	D4	D4	TBRN	TBRN	D4	D4	D4	D4	D4	D4	DBRN	DBRN
_3	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D5	D5	D5	D5	D5	D5	TBRN	TBRN	D5	D5	D5	D5	D5	D5	DBRN	DBRN
_4	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D0	D0	D0	D0	D0	D0	TBRN	TBRN	D0	D0	D0	D0	D0	D0	DBRN	DBRN
_5	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D1	D1	D1	D1	D1	D1	TBRN	TBRN	D1	D1	D1	D1	D1	D1	DBRN	DBRN
_6	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D6	D6	D6	D6	D6	D6	TBRN	TBRN	D6	D6	D6	D6	D6	D6	DBRN	DBRN
_7	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	D7	D7	D7	D7	D7	D7	TBRN	TBRN	D7	D7	D7	D7	D7	D7	DBRN	DBRN
_8	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	X	X	X	X	X	X	TBRN	TBRN	X	X	X	X	X	X	DBRN	DBRN
_9	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	Y	Y	Y	Y	Y	Y	TBRN	TBRN	Y	Y	Y	Y	Y	Y	DBRN	DBRN
_ <b>A</b>	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	X	X	X	X	X	X	TBRN	TBRN	X	X	X	X	X	X	DBRN	DBRN
_ <b>B</b>	TBNE	TBEQ	TBPL	TBMI	TBGT	TBLE	reserved	reserved	DBNE	DBEQ	DBPL	DBMI	DBGT	DBLE	reserved	reserved
	Y	Y	Y	Y	Y	Y	TBRN	TBRN	Y	Y	Y	Y	Y	Y	DBRN	DBRN
_ <b>C</b>	TBNE.B	TBEQ.B	TBPL.B	TBMI.B	TBGT.B	TBLE.B	reserved	reserved	DBNE.B	DBEQ.B	DBPL.B	DBMI.B	DBGT.B	DBLE.B	reserved	reserved
	mem	mem	mem	mem	mem	mem	TBRN	TBRN	mem	mem	mem	mem	mem	mem	DBRN	DBRN
_ <b>D</b>	TBNE.W	TBEQ.W	TBPL.W	TBMI.W	TBGT.W	TBLE.W	reserved	reserved	DBNE.W	DBEQ.W	DBPL.W	DBMI.W	TBGT.W	TBLE.W	reserved	reserved
	mem	mem	mem	mem	mem	mem	TBRN	TBRN	mem	mem	mem	mem	mem	mem	DBRN	DBRN
_ <b>E</b>	TBNE.P	TBEQ.P	TBPL.P	TBMI.P	TBGT.P	TBLE.P	reserved	reserved	DBNE.P	DBEQ.P	DBPL.P	DBMI.P	TBGT.P	TBLE.P	reserved	reserved
	mem	mem	mem	mem	mem	mem	TBRN	TBRN	mem	mem	mem	mem	mem	mem	DBRN	DBRN
_F	TBNE.L	TBEQ.L	TBPL.L	TBMI.L	TBGT.L	TBLE.L	reserved	reserved	DBNE.L	DBEQ.L	DBPL.L	DBMI.L	TBGT.L	TBLE.L	reserved	reserved
	mem	mem	mem	mem	mem	mem	TBRN	TBRN	mem	mem	mem	mem	mem	mem	DBRN	DBRN

# A.4.4 Shift and Rotate Postbyte (sb)

The sb postbyte selects arithmetic or logical shift (A/L), direction (L/R), the low-order bit of the shift count, and the source register or memory operand size. The destination of 3-operand shift instructions is one of the eight CPU data registers Dd (encoded in the opcode) except in the case of 2-operand memory shifts. The source can be a CPU data register Ds or a byte, word, pointer, or long-word memory operand. There are efficient 2-byte instructions for shifting by 1 or 2 bit positions and versions with another postbyte (xb) for shifting by up to 31 bit positions and specifying that the shift count is in another register or memory location. 2-operand memory shifts allow a byte, word, pointer, or long-word memory location to be shifted by n=1 or n=2. Rotate instructions allow a register or memory location to be rotated left or right by one bit position. Shaded codes in the coding map are reserved for future use but default as shown.



Table A-9. Shift Postbyte (sb) Decode

	sb	postb	yte bi	itwise	enco	ding	
b7	b6	b5	b4	b3	b2	b1	b0
A/L	L/R	0	0	N[0]		Ds[2:0]	
A/L	L/R	0	1	N[0]		Ds[2:0]	
				х			
				х			
A/L	L/R	1	0	N[0]	0	size	[1:0]
Х	L/R	1	0	Х	1	size	[1:0]
A/L	L/R	1	1	N[0]	0	size	[1:0]
				х			
				х			
A/L	L/R	1	1	N[0]	1	size	[1:0]

Comments	Source Synt	tax
Dd <= Ds <<>> #n Efficient shift by n=1 or 2	SHFT	Dd,Ds,#opr1i
Dd <= Ds <<>> oprmemreg N[4:1], Dn, or byte-sized n value	SHFT	Dd,Ds,#opr5i
specified using xb postbyte	SHFT	Dd, Ds, Dn
	SHFT	Dd,Ds,oprmemreg
Dd <= oprmemreg <<>> #n Efficient shift by n=1 or 2	SHFT.bwp1	Dd,oprmemreg,#opr1i
Rotate oprmemreg left or right by n=1	SHFT	oprmemreg :ROL or ROR
Dd <= oprmemreg <<>> oprmemreg N[4:1], Dn, or	SHFT.bwp1	Dd,oprmemreg,#opr5i
byte-sized n value specified using second xb postbyte	SHFT.bwp1	Dd,oprmemreg,Dn
	SHFT.bwp1	Dd,oprmemreg,oprmemreg
Shift oprmemreg left or right by n=1 or 2	SHFT	Di,#opr1i
	SHFT.bwol	oprmemreg,#oprli

#### Table A-10. Shift Postbyte (sb) Coding Map

				Log	ical				Arithmetic							
		Rig	jht			Le	ft			Rig	ght			Le	ft	
	0_	1_	2_	3_	4_	5_	6_	7_	8_	9_	<b>A</b> _	B_	C_	D_	E_	F_
	LSR Dd	LSR Dd	LSR Dd	LSR Dd	LSL Dd	LSL Dd	LSL Dd	LSL Dd	ASR Dd	ASR Dd	ASR Dd	ASR Dd	ASL Dd	ASL Dd	ASL Dd	ASL Dd
_0	D2 IMM n=1	D2 postbyte xb	OPR.B IMM n=1	OPR.B postbyte xb	D2 IMM n=1	D2 postbyte xb	OPR.B IMM n=1	OPR.B postbyte xb	D2 IMM n=1	D2 postbyte xb	OPR.B IMM n=1	OPR.B postbyte xb	D2 IMM n=1	D2 postbyte xb	OPR.B IMM n=1	OPR.B postbyte xb
	LSR Dd	LSR Dd	LSR Dd	LSR Dd	LSL Dd	LSL Dd	LSL Dd	LSL Dd	ASR Dd	ASR Dd	ASR Dd	ASR Dd	ASL Dd	ASL Dd	ASL Dd	ASL Dd
_1	D3	D3	OPR.W	OPR.W												
	IMM n=1 LSR Dd	postbyte xb LSR Dd	IMM n=1 LSR Dd	postbyte xb LSR Dd	IMM n=1 LSL Dd	postbyte xb LSL Dd	IMM n=1 LSL Dd	postbyte xb LSL Dd	IMM n=1 ASR Dd	postbyte xb ASR Dd	IMM n=1 ASR Dd	postbyte xb ASR Dd	IMM n=1 ASL Dd	ASL Dd	IMM n=1 ASL Dd	postbyte xb ASL Dd
_2	D4	D4	OPR.P	OPR.P												
	IMM n=1	postbyte xb														
_	LSR Dd	LSR Dd	LSR Dd	LSR Dd	LSL Dd	LSL Dd	LSL Dd	LSL Dd	ASR Dd	ASR Dd	ASR Dd	ASR Dd	ASL Dd	ASL Dd	ASL Dd	ASL Dd
_3	D5	D5	OPR.L	OPR.L												
	IMM n=1 LSR Dd	postbyte xb LSR Dd	IMM n=1 ROR	postbyte xb LSR	IMM n=1 LSL Dd	postbyte xb LSL Dd	IMM n=1 ROL	postbyte xb LSL	IMM n=1 ASR Dd	postbyte xb ASR Dd	IMM n=1 ROR	postbyte xb ASR	IMM n=1 ASL Dd	postbyte xb ASL Dd	IMM n=1 ROL	postbyte xb ASL
_4	D0	D0	OPR.B	OPR.B	D0	D0 D0	OPR.B	OPR.B	D0	D0	OPR.B	OPR.B	D0	D0	OPR.B	OPR.B
	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1
_	LSR Dd	LSR Dd	ROR	LSR	LSL Dd	LSL Dd	ROL	LSL	ASR Dd	ASR Dd	ROR	ASR	ASL Dd	ASL Dd	ROL	ASL
_5	D1	D1	OPR.W	OPR.W												
	IMM n=1 LSR Dd	postbyte xb LSR Dd	n=1 ROR	n=1 LSR	IMM n=1 LSL Dd	postbyte xb LSL Dd	n=1 ROL	n=1 LSL	IMM n=1 ASR Dd	postbyte xb ASR Dd	n=1 ROR	n=1 ASR	IMM n=1 ASL Dd	postbyte xb ASL Dd	n=1 ROL	n=1 ASL
_6	D6	D6	OPR.P	OPR.P												
	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1	IMM n=1	postbyte xb	n=1	n=1
	LSR Dd	LSR Dd	ROR	LSR	LSL Dd	LSL Dd	ROL	LSL	ASR Dd	ASR Dd	ROR	ASR	ASL Dd	ASL Dd	ROL	ASL
_7	D7	D7	OPR.L	OPR.L												
	IMM n=1 LSR Dd	postbyte xb LSR Dd	n=1 LSR Dd	n=1 LSR Dd	IMM n=1 LSL Dd	postbyte xb LSL Dd	n=1 LSL Dd	n=1 LSL Dd	IMM n=1 ASR Dd	postbyte xb ASR Dd	n=1 ASR Dd	n=1 ASR Dd	IMM n=1 ASL Dd	postbyte xb ASL Dd	n=1 ASL Dd	n=1 ASL Dd
_8	D2	D2	OPR.B	OPR.B												
	IMM n=2	postbyte xb														
	LSR Dd	LSR Dd	LSR Dd	LSR Dd	LSL Dd	LSL Dd	LSL Dd	LSL Dd	ASR Dd	ASR Dd	ASR Dd	ASR Dd	ASL Dd	ASL Dd	ASL Dd	ASL Dd
_9	D3	D3	OPR.W	OPR.W	D3	D3	OPR.W	OPR.W	D3	D3	OPR.W IMM n=2	OPR.W	D3	D3	OPR.W	OPR.W
	IMM n=2 LSR Dd	postbyte xb LSR Dd	IMM n=2 LSR Dd	postbyte xb LSR Dd	IMM n=2 LSL Dd	postbyte xb LSL Dd	IMM n=2 LSL Dd	postbyte xb LSL Dd	IMM n=2 ASR Dd	postbyte xb ASR Dd	ASR Dd	postbyte xb ASR Dd	IMM n=2 ASL Dd	ASL Dd	IMM n=2 ASL Dd	postbyte xb ASL Dd
_A	D4	D4	OPR.P	OPR.P												
	IMM n=2	postbyte xb														
_	LSR Dd	LSR Dd	LSR Dd	LSR Dd	LSL Dd	LSL Dd	LSL Dd	LSL Dd	ASR Dd	ASR Dd	ASR Dd	ASR Dd	ASL Dd	ASL Dd	ASL Dd	ASL Dd
_B	D5 IMM n=2	D5 postbyte xb	OPR.L IMM n=2	OPR.L	D5 IMM n=2	D5 postbyte xb	OPR.L IMM n=2	OPR.L postbyte xb	D5 IMM n=2	D5 postbyte xb	OPR.L IMM n=2	OPR.L postbyte xb	D5 IMM n=2	D5 postbyte xb	OPR.L IMM n=2	OPR.L postbyte xb
	LSR Dd	LSR Dd	ROR	postbyte xb LSR	LSL Dd	LSL Dd	ROL	LSL	ASR Dd	ASR Dd	ROR	ASR	ASL Dd	ASL Dd	ROL	ASL
_C	D0	D0 D0	OPR.B	OPR.B	D0	D0	OPR.B	OPR.B	D0	D0	OPR.B	OPR.B	D0	D0	OPR.B	OPR.B
	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2
_	LSR Dd	LSR Dd	ROR	LSR	LSL Dd	LSL Dd	ROL	LSL	ASR Dd	ASR Dd	ROR	ASR	ASL Dd	ASL Dd	ROL	ASL
_D	D1 IMM n=2	D1 postbyte xb	OPR.W	OPR.W	D1 IMM n=2	D1 postbyte xb	OPR.W	OPR.W	D1	D1 postbyte xb	OPR.W	OPR.W	D1 IMM n=2	D1 postbyte xb	OPR.W	OPR.W
	LSR Dd	LSR Dd	n=1 ROR	n=2 LSR	LSL Dd	LSL Dd	n=1 ROL	n=2 LSL	IMM n=2 ASR Dd	ASR Dd	n=1 ROR	n=2 ASR	ASL Dd	ASL Dd	n=1 ROL	n=2 ASL
E	D6	D6	OPR.P	OPR.P												
_	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2	IMM n=2	postbyte xb	n=1	n=2
_	LSR Dd	LSR Dd	ROR	LSR	LSL Dd	LSL Dd	ROL	LSL	ASR Dd	ASR Dd	ROR	ASR	ASL Dd	ASL Dd	ROL	ASL
_ <b>F</b>	D7 IMM n=2	D7 postbyte xb	OPR.L n=1	OPR.L n=2	D7 IMM n=2	D7 postbyte xb	OPR.L n=1	OPR.L n=2	D7 IMM n=2	D7 postbyte xb	OPR.L n=1	OPR.L n=2	D7 IMM n=2	D7 postbyte xb	OPR.L n=1	OPR.L n=2
	IIVIIVI II=Z	posibyte XD	II=I	II=Z	IIVIIVI II=Z	posibyte XD	II=I	11=2	IIVIIVI II=Z	posibyte XD	11=1	11=2	IIVIIVI II=Z	posibyle XD	II=I	11=2

## A.4.5 Bit Manipulation Postbyte (bm)

The (bm) postbyte is for bit instructions where the operand is a register Di or an 8-bit byte, 16-bit word, or 32-bit long word in memory. The bit number to be changed or tested is specified in an immediate value (coded in the postbyte) or in a register Dn. Shaded codes in the coding map are reserved for future use.

The 3-bit codes for Di[2:0] and Dn[2:0] select 1-of-8 CPU data registers 0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7. Size[1:0] specifies the size of a memory operand where 0:0=byte, 0:1=16-bit word, and 1:1=32-bit long word.

Table A-11. Bit Manipulation Postbyte (bm) Decode

	bm postbyte bitwise encoding										
b7	b6	b6 b5 b4 b3 b2 b1 b0									
0	0		n[2:0]		Di[2:0]						
0	1	Х	Х	Х	1	0	Х				
0	n[3:0] Di[2:0]										
		n[4:0	]			Di[2:0]					
1		n[2:0]		0	0	0	0				
1		n[2:0]		0	0	1	n[3]				
1		n[2:0]		1	0	n[4:3]					
1		Dn[2:0	]	size	[1:0]	0	1				
1	Х	Х	Х	Х	1	0	0				

Comments
bit n (0-7) in 8-bit register D0 or D1 (Di[2:0] = 1:0:0 or 1:0:1)
reserved; like above but d6 is don't care and acts as b6=0
bit n (0-15) in 16-bit register D2, D3, D4, or D5 (Di[2:0] = 0:0:0, 0:0:1, 0:1:0, or 0:1:1)
bit n (0-31) in 32-bit register D6 or D7 (Di[2:0] = 1:1:0 or 1:1:1)
bit n (0-7) in 8-bit memory operand OPR.B
bit n (0-15) in 16-bit memory operand OPR.W
bit n (0-31) in 32-bit memory operand OPR.L
Operand in memory (size[1:0]= byte-0:0, word-0:1, long-1:1); n (in Dn) = bit number
reserved; like above but d0 is don't care and acts like d0=1

Table A-12. Bit Manipulation Postbyte (bm) Coding Map

	0_	1_	2_	3_	4_	5_	6_	7_	8_	9_	A_	B_	C_	<b>D</b> _	E_	F_
_0	D2,	D2,	D2,	D2,	D2,	D2,	D2,	D2,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=0	n=1	n=2	n=3	n=4	n=5	n=6	n=7
_1	D3,	D3,	D3,	D3,	D3,	D3,	D3,	D3,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,	OPR.B,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=D2	n=D3	n=D4	n=D5	n=D0	n=D1	n=D6	n=D7
_2	D4,	D4,	D4,	D4,	D4,	D4,	D4,	D4,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=0	n=1	n=2	n=3	n=4	n=5	n=6	n=7
_3	D5,	D5,	D5,	D5,	D5,	D5,	D5,	D5,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=8	n=9	n=10	n=11	n=12	n=13	n=14	n=15
_4	D0,	D0,	D0,	D0,	D0,	D0,	D0,	D0,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,
	n=0	n=2	n=4	n=6	n=0	n=2	n=4	n=6	n=D2	n=D3	n=D4	n=D5	n=D0	n=D1	n=D6	n=D7
_5	D1,	D1,	D1,	D1,	D1,	D1,	D1,	D1,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,	OPR.W,
	n=0	n=2	n=4	n=6	n=0	n=2	n=4	n=6	n=D2	n=D3	n=D4	n=D5	n=D0	n=D1	n=D6	n=D7
_6	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=16	n=18	n=20	n=22	n=24	n=26	n=28	n=30
_7	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,
	n=0	n=2	n=4	n=6	n=8	n=10	n=12	n=14	n=16	n=18	n=20	n=22	n=24	n=26	n=28	n=30
_8	D2,	D2,	D2,	D2,	D2,	D2,	D2,	D2,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=0	n=1	n=2	n=3	n=4	n=5	n=6	n=7
_9	D3,	D3,	D3,	D3,	D3,	D3,	D3,	D3,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=8	n=9	n=10	n=11	n=12	n=13	n=14	n=15
_ <b>A</b>	D4,	D4,	D4,	D4,	D4,	D4,	D4,	D4,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=16	n=17	n=18	n=19	n=20	n=21	n=22	n=23
_ <b>B</b>	D5,	D5,	D5,	D5,	D5,	D5,	D5,	D5,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=24	n=25	n=26	n=27	n=28	n=29	n=30	n=31
_ <b>C</b>	D0,	D0,	D0,	D0,	D0,	D0,	D0,	D0,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=1	n=3	n=5	n=7	n=D2	n=D3	n=D4	n=D5	n=D0	n=D1	n=D6	n=D7
_ <b>D</b>	D1,	D1,	D1,	D1,	D1,	D1,	D1,	D1,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,	OPR.L,
	n=1	n=3	n=5	n=7	n=1	n=3	n=5	n=7	n=D2	n=D3	n=D4	n=D5	n=D0	n=D1	n=D6	n=D7
_ <b>E</b>	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,	D6,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=17	n=19	n=21	n=23	n=25	n=27	n=29	n=31
_ <b>F</b>	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,	D7,
	n=1	n=3	n=5	n=7	n=9	n=11	n=13	n=15	n=17	n=19	n=21	n=23	n=25	n=27	n=29	n=31

Linear S12 Core Reference Manual, Rev. 1.01



#### A.4.6 Bitfield Postbyte (bb) for BFEXT and BFINS

The BFEXT and BFINS instructions share 8 opcodes where the extract/insert property is controlled by a bit in the bb postbyte. Eight opcodes are used because three bits in the opcode select one of the eight CPU data registers for the destination or source operand.

The 3-bit code for Ds[2:0] selects 1-of-8 CPU data registers 0:0:0=D2, 0:0:1=D3, 0:1:0=D4, 0:1:1=D5, 1:0:0=D0, 1:0:1=D1, 1:1:0=D6, and 1:1:1=D7. The 2-bit code for Dp[1:0] selects 1-of-4 16-bit CPU data registers 0:0=D2, 0:1=D3, 1:0=D4, and 1:1=D5. Only 16-bit registers are allowed for Dp because the width and offset parameters take 10 bits. Size[1:0] specifies the size of a memory operand where 0:0=byte, 0:1=16-bit word, 1:0=24-bit pointer, and 1:1=32-bit long word. w[4:3] holds the two high-order bits of the 5-bit width parameter. The low 3 bits of w and the 5-bit offset are supplied in an additional byte of object code after the postbyte.

Table A-13. Bitfield Extract/Insert Postbyte (bb) Decode

k	b po	ostby	te bitv	vise e	ncod	ing	
b7	b6	b5	b4	b3	b2	b1	b0
	0	0		Ds[2:0]		Dp	[1:0]
	0	1		Ds[2:0]		w[·	4:3]
1 = Insert	1	0	0	size[	1:0]	Dp	[1:0]
0 = Extract	1	0	1	size[	1:0]	Dp	[1:0]
	1	1	0	size[	1:0]	w[·	4:3]
	1	1	1	size[	1:0]	w[	4:3]

Comments
Dd in opcode[2:0]; Source in Ds; parameters w and o in low 10 bits of 16-bit Dp
Dd in opcode[2:0]; Source in Ds; parameter w[4:3] in postbyte, w[2:0], o[4:0] in extension byte i1
Dd in opcode[2:0]; Source in memory; parameters w and o in low 10 bits of 16-bit Dp
Destination in memory; Source in opcode[2:0]; parameters w and o in low 10 bits of 16-bit Dp
Dd in opcode[2:0]; Source in memory; parameter w[4:3] in postbyte, w[2:0], o[4:0] in extension byte i1
Destination in memory; Source in opcode[2:0]; parameters w[4:3] in postbyte, w[2:0], o[4:0] in extension byte il

Table A-14. Bitfield Extract/Insert Postbyte (bb) Coding Map

				<u>.</u>			a;-	<u>e</u>				<u>.</u>			**	9	
	ч.		BFINS Ds	OPR.B,#w:o			BFINS Ds	OPR.W,#w			BFINS Ds	OPR.P,#w:o			BFINS Ds	OPR.L,#w:o	
	П		BFINS Dd	OPR.B,#w:o			BFINS Dd BFINS Ds	OPR.W,#w:o			BFINS Dd	OPR.P,#w:o			BFINS Dd	OPR.L,#w:o	
l e	 	BFINS Ds OPR.B,D2	BFINS DS OPR.B,D3	BFINS DS OPR.B,D4	BFINS DS OPR.B,D5	BFINS Ds OPR.W,D2	BFINS Ds OPR.W,D3	BFINS Ds OPR.W,D4	BFINS DS OPR.W,D5	BFINS Ds OPR.P,D2	BFINS DS OPR.P,D3	BFINS Ds OPR.P,D4	BFINS DS OPR.P,D5	BFINS DS OPR.L,D2	BFINS DS OPR.L,D3	BFINS DS OPR.L,D4	BFINS Ds OPR.L,D5
Bitfield Insert	C	BFINS Dd OPR.B,D2	BFINS Dd OPR.B,D3	BFINS Dd OPR.B,D4	BFINS Dd OPR.B,D5	BFINS Dd OPR.W,D2	BFINS Dd OPR.W,D3	BFINS Dd OPR.W,D4	BFINS Dd OPR.W,D5	BFINS Dd OPR.P,D2	BFINS Dd OPR.P,D3	BFINS Dd OPR.P,D4	BFINS Dd OPR.P,D5	BFINS Dd OPR.L,D2	BFINS Dd OPR.L,D3	BFINS Dd OPR.L,D4	BFINS Dd OPR.L,D5
Bitfi	B	BFINS Dd D0,#w:o	BFINS Dd D0,#w:o	BFINS Dd D0,#w:o	BFINS Dd D0,#w:o	BFINS Dd D1,#w:o	BFINS Dd D1,#w:o	BFINS Dd D1,#w:o	BFINS Dd D1,#w:o	BFINS Dd D6,#w:o	BFINS Dd D6,#w:o	BFINS Dd D6,#w:o	BFINS Dd D6,#w:o	BFINS Dd D7,#w:o	BFINS Dd D7,#w:o	BFINS Dd D7,#w:o	BFINS Dd D7,#w:o
	A_	BFINS Dd D2,#w:o	BFINS Dd D2,#w:o	BFINS Dd D2,#w:o	BFINS Dd D2,#w:o	BFINS Dd D3,#w:o	BFINS Dd D3,#w:o	BFINS Dd D3,#w:o	BFINS Dd D3,#w:o	BFINS Dd D4,#w:o	BFINS Dd D4,#w:o	BFINS Dd D4,#w:o	BFINS Dd D4,#w:o	BFINS Dd D5,#w:o	BFINS Dd D5,#w:o	BFINS Dd D5,#w:o	BFINS Dd D5,#w:o
	6	BFINS Dd D0,D2	BFINS Dd D0,D3	BFINS Dd D0,D4	BFINS Dd D0,D5	BFINS Dd D1,D2	BFINS Dd D1,D3	BFINS Dd D1,D4	BFINS Dd D1,D5	BFINS Dd D6,D2	BFINS Dd D6,D3	BFINS Dd D6,D4	BFINS Dd D6,D5	BFINS Dd D7,D2	BFINS Dd D7,D3	BFINS Dd D7,D4	BFINS Dd D7,D5
	8	BFINS Dd D2,D2	BFINS Dd D2,D3	BFINS Dd D2,D4	BFINS Dd D2,D5	BFINS Dd D3,D2	BFINS Dd D3,D3	BFINS Dd D3,D4	BFINS Dd D3,D5	BFINS Dd D4,D2	BFINS Dd D4,D3	BFINS Dd D4,D4	BFINS Dd D4,D5	BFINS Dd D5,D2	BFINS Dd D5,D3	BFINS Dd D5,D4	BFINS Dd D5,D5
	7_		BFEXT Ds	OPR.B,#w:o			BFEXT Ds	OPR.W,#w:o			BFEXT Ds	OPR.P,#w:o			BFEXT Ds	OPR.L,#w:o	
	6_		BFEXT Dd	OPR.B,#w:o			BFEXT Dd	OPR.W,#w:o			BFEXT Dd	OPR.P,#w:o			BFEXT Dd	OPR.L,#w:o	
   #	5_	BFEXT Ds OPR.B,D2	BFEXT Ds OPR.B,D3	BFEXT DS OPR.B,D4	BFEXT DS OPR.B,D5	BFEXT Ds OPR.W,D2	BFEXT Ds OPR.W,D3	BFEXT Ds OPR.W,D4	BFEXT Ds OPR.W,D5	BFEXT Ds OPR.P,D2	BFEXT Ds OPR. P,D3	BFEXT Ds OPR.P,D4	BFEXT Ds OPR. P,D5	BFEXT Ds OPR.L,D2	BFEXT Ds OPR.L,D3	BFEXT DS OPR.L,D4	BFEXT DS OPR.L,D5
Bitfield Extract	4_	BFEXT Dd OPR.B,D2	BFEXT Dd OPR.B,D3	BFEXT Dd OPR.B,D4	BFEXT Dd OPR.B,D5	BFEXT Dd OPR.W,D2	BFEXT Dd OPR.W,D3	BFEXT Dd OPR.W,D4	BFEXT Dd OPR.W,D5	BFEXT Dd OPR.P,D2	BFEXT Dd OPR.P,D3	BFEXT Dd OPR.P,D4	BFEXT Dd OPR.P,D5	BFEXT Dd OPR.L,D2	BFEXT Dd OPR.L,D3	BFEXT Dd OPR.L,D4	BFEXT Dd OPR.L,D5
Bitfiel	3_	BFEXT Dd D0,#w:o	BFEXT Dd D0,#w:o	BFEXT Dd D0,#w:o	BFEXT Dd D0,#w:o	BFEXT Dd D1,#w:o	BFEXT Dd D1,#w:o	BFEXT Dd D1,#w:o	BFEXT Dd D1,#w:o	BFEXT Dd D6,#w:o	BFEXT Dd D6,#w:o	BFEXT Dd D6,#w:o	BFEXT Dd D6,#w:o	BFEXT Dd D7,#w:o	BFEXT Dd D7,#w:o	BFEXT Dd D7,#w:o	BFEXT Dd D7,#w:o
	2_	BFEXT Dd D2,#w:o	BFEXT Dd D2,#w:o	BFEXT Dd D2,#w:o	BFEXT Dd D2,#w:o	BFEXT Dd D3,#w:o	BFEXT Dd D3,#w:o	BFEXT Dd D3,#w:o	BFEXT Dd D3,#w:o	BFEXT Dd D4,#w:o	BFEXT Dd D4,#w:o	BFEXT Dd D4,#w:o	BFEXT Dd D4,#w:o	BFEXT Dd D5,#w:o	BFEXT Dd D5,#w:o	BFEXT Dd D5,#w:o	BFEXT Dd D5,#w:o
	1_	BFEXT Dd D0,D2	BFEXT Dd D0,D3	BFEXT Dd D0,D4	BFEXT Dd D0,D5	BFEXT Dd D1,D2	BFEXT Dd D1,D3	BFEXT Dd D1,D4	BFEXT Dd D1,D5	BFEXT Dd D6,D2	BFEXT Dd D6,D3	BFEXT Dd D6,D4	BFEXT Dd D6,D5	BFEXT Dd D7,D2	BFEXT Dd D7,D3	BFEXT Dd D7,D4	BFEXT Dd D7,D5
	0_	BFEXT Dd D2,D2	BFEXT Dd D2,D3	BFEXT Dd D2,D4	BFEXT Dd D2,D5	BFEXT Dd D3,D2	BFEXT Dd D3,D3	BFEXT Dd D3,D4	BFEXT Dd D3,D5	BFEXT Dd D4,D2	BFEXT Dd D4,D3	BFEXT Dd D4,D4	BFEXT Dd D4,D5	BFEXT Dd D5,D2	BFEXT Dd D5,D3	BFEXT Dd D5,D4	BFEXT Dd D5,D5
		0_	-,	<b>7</b> _	ကု	4	ro <sup> </sup>	9_	7_	<b>®</b> ,	<sub>ට</sub>	Ψ_	<b>m</b> ,	ပ	۵	щ	щ



#### A.4.7 Transfer and Exchange Postbytes (tb) and (eb)

Although transfer and exchange use the same postbyte mapping, they have separate opcodes and there are subtle effects when registers of different width are involved in the transfer or exchange. Separate coding maps show these effects in the cells of the coding maps.

Table A-15. Transfer and Exchange Postbyte (eb) and (tb) Decode

Γ.	eb		l tb po	•		wise e		•		Comments
L	ე7	b6	b5	b4	b3	b2	b1	b0	1	
		SOUF	RCE[3:0	)]		DES	T[3:0]			Refer to coding maps for exchange and transfer to see how the registers are assigned to 4-bit codes

Refer to the exchange and sign-extend coding map below. When the source register is narrower than the destination register, the smaller source register is sign-extended as it is copied into the larger destination register and the source register is unchanged. When the source register is wider than the destination register, the narrower register is sign-extended as it is transferred into the wider register and the wider register is truncated during the transfer into the narrower register. These are not considered useful operations, this description simply documents what would happen if these unexpected combinations occur.

The two special cases EXG CCW,CCL and EXG CCW,CCH are ambiguous so CCW is not changed (this is equivalent to a NOP instruction).

Refer to the transfer coding map below. When the source register is narrower than the destination register, the smaller source register is zero-extended as it is transferred into the wider destination register. When the source register is wider than the destination register, the lower portion of the source register is transferred to the destination register.

Table A-16. Exchange and Sign-Extend Postbyte (eb) Coding Map

1	S	source	D2	D3	40	D2	00	Б	90	D7	×	>	S	1	SCH	CCL	CCW	
1	destination		-0	÷	2-	င်	4-	-5	-9	-2	&	6	-¥	ф	ن	۵	ш	4
1	05	ę	1	D3 ⇔ D2	D4 ⇔ D2	D5 ⇔ D2	sex:D0 ⇒ D2	sex:D1 ⇒ D2	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D2	sex:CCL ⇒ D2	CCW ⇔ D2	
2         D2         D3         D4         Sex.D0         Sex.D1         Big         Big </th <th>8</th> <th><del>-</del></th> <th>D2 ⇔ D3</th> <th>ı</th> <th>D4 ⇔ D3</th> <th>D5 ⇔ D3</th> <th>sex:D0 ⇒ D3</th> <th>sex:D1 ⇒ D3</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th></th> <th>sex:CCH ⇒ D3</th> <th>sex:CCL ⇒ D3</th> <th>CCW ⇔ D3</th> <th></th>	8	<del>-</del>	D2 ⇔ D3	ı	D4 ⇔ D3	D5 ⇔ D3	sex:D0 ⇒ D3	sex:D1 ⇒ D3	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D3	sex:CCL ⇒ D3	CCW ⇔ D3	
3         D2         D3         D4         sex.D0         sex.D1         Big         Big </th <th>70</th> <th>?</th> <th>D2 ⇔ D4</th> <th>D3 ⇔ D4</th> <th>ı</th> <th>D5 ⇔ D4</th> <th>sex:D0 ⇒ D4</th> <th>sex:D1 ⇒ D4</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th></th> <th>sex:CCH ⇒ D4</th> <th>sex:CCL ⇒ D4</th> <th>CCW ⇔ D4</th> <th></th>	70	?	D2 ⇔ D4	D3 ⇔ D4	ı	D5 ⇔ D4	sex:D0 ⇒ D4	sex:D1 ⇒ D4	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D4	sex:CCL ⇒ D4	CCW ⇔ D4	
- Big	D2	ကု	D2 ⇔ D5	D3 ⇔ D5	D4 ⇔ D5	1	sex:D0 ⇒ D5	sex:D1 ⇒ D5	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ D5	sex:CCL ⇒ D5	CCW ⇔ D5	
-5         Big         Big <th>8</th> <th></th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>ı</th> <th>D1</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th></th> <th># CCH CCH CCH</th> <th>J 00 ⊕ B0</th> <th>Big ⇔Small</th> <th></th>	8		Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	ı	D1	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		# CCH CCH CCH	J 00 ⊕ B0	Big ⇔Small	
-6         ⇒DC         ⇒Sex.D2         sex.D3         sex.D4         sex.D5         sex.D5         sex.D4         sex.D5         sex.D5         sex.D5         sex.D5         sex.D5         sex.D5         sex.D5         sex.D5         sex.D5         sex.D4         sex.D5         sex.D6         sex.D6         sex.D7         sex.D7         sex.D7         sex.D7         sex.DCH	5		Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	D0	ı	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CCH	CCL D ⊕	Big ⇔Small	
-7         sex:D2         sex:D4         sex:D4         sex:D5         sex:D5         sex:D6         sex:D7         ⇒ D7         ⇒ D7 <th>90</th> <th>φ</th> <th>sex:D2 ⇒ D6</th> <th>sex:D3 ⇒ D6</th> <th>sex:D4 ⇒ D6</th> <th>sex:D5 ⇒ D6</th> <th>sex:D0 ⇒ D6</th> <th>sex:D1 ⇒ D6</th> <th>I</th> <th>D7 ⇔ D6</th> <th>sex:X ⇒ D6</th> <th>sex:Y ⇒ D6</th> <th>sex:S ⇒ D6</th> <th></th> <th>sex:CCH ⇒ D6</th> <th>sex:CCL ⇒ D6</th> <th>sex:CCW ⇒ D6</th> <th></th>	90	φ	sex:D2 ⇒ D6	sex:D3 ⇒ D6	sex:D4 ⇒ D6	sex:D5 ⇒ D6	sex:D0 ⇒ D6	sex:D1 ⇒ D6	I	D7 ⇔ D6	sex:X ⇒ D6	sex:Y ⇒ D6	sex:S ⇒ D6		sex:CCH ⇒ D6	sex:CCL ⇒ D6	sex:CCW ⇒ D6	
-8         sex:D2         sex:D2         sex:D4         sex:D4 <th>20</th> <th></th> <th>sex:D2 ⇒D7</th> <th>sex:D3 ⇒ D7</th> <th>sex:D4 ⇒ D7</th> <th>sex:D5 ⇒ D7</th> <th>sex:D0 ⇒ D7</th> <th>sex:D1 ⇒ D7</th> <th>D6 ⇔ D7</th> <th>ı</th> <th>sex:X ⇒ D7</th> <th>sex:Y ⇒ D7</th> <th>sex:S ⇒ D7</th> <th></th> <th>sex:CCH ⇒ D7</th> <th>sex:CCL ⇒ D7</th> <th>sex:CCW ⇒ D7</th> <th></th>	20		sex:D2 ⇒D7	sex:D3 ⇒ D7	sex:D4 ⇒ D7	sex:D5 ⇒ D7	sex:D0 ⇒ D7	sex:D1 ⇒ D7	D6 ⇔ D7	ı	sex:X ⇒ D7	sex:Y ⇒ D7	sex:S ⇒ D7		sex:CCH ⇒ D7	sex:CCL ⇒ D7	sex:CCW ⇒ D7	
-9sex:D2sex:D4sex:CCL-A $\Rightarrow$ S $\Rightarrow$ S-B $\Rightarrow$ S $\Rightarrow$ S-BBig	×	φ	sex:D2 ⇒ X	sex:D3 ⇒ X	sex:D4 ⇒ X	sex:D5 ⇒ X	sex:D0 ⇒ X	sex:D1 ⇒ X	Big ⇔Small	Big ⇔Small	I	<b>&gt;</b> *	s <sup>↑</sup>		sex:CCH ⇒ X	sex:CCL ⇒ X	sex:CCW	
**A         sex:D2         sex:D4         sex:D5         sex:D5         sex:D4         sex:D5         sex:D4         sex:D5         sex:D4         sex:D4 <th>&gt;</th> <th>6.</th> <th>sex:D2 ⇒ Y</th> <th>sex:D3 ⇒ Y</th> <th>sex:D4 ⇒ Y</th> <th>sex:D5 ⇒ Y</th> <th>sex:D0 ⇒ Y</th> <th>sex:D1 ⇒ Y</th> <th>Big ⇔Small</th> <th>Big ⇔Small</th> <th>×</th> <th>I</th> <th>s ↓</th> <th></th> <th>sex:CCH</th> <th>sex:CCL ⇒ Y</th> <th>sex:CCW</th> <th></th>	>	6.	sex:D2 ⇒ Y	sex:D3 ⇒ Y	sex:D4 ⇒ Y	sex:D5 ⇒ Y	sex:D0 ⇒ Y	sex:D1 ⇒ Y	Big ⇔Small	Big ⇔Small	×	I	s ↓		sex:CCH	sex:CCL ⇒ Y	sex:CCW	
-B	ဟ	Ą	sex:D2 ⇒ S	sex:D3 ⇒ S	sex:D4 ⇒ S	sex:D5 ⇒ S	sex:D0 ⇒ S	sex:D1 ⇒ S	Big ⇔Small	Big ⇔Small	× †	>	I		sex:CCH ⇒ S	sex:CCL ⇒ S	sex:CCW ⇒ S	
-c ⇔Small ⇔Smal	reserved	ф																
-D Big Big Big Big Big -Small ⇔Small ⇔Small ⇔Small ⇔Small ⇔Small -Small ⇔Sma -F	ССН		Big ⇔Small	Big ⇔Small	Big ⇔Small		D0 ⇔ CCH	D1 ⇔ CCH	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		ı	HOO ⇔	NOP	
-E D2 D3 D4 -E ⇔ CCW ⇔ CCW ⇔ CCV	CCL		Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	TOO ⇔	D1 ⇔ CCL	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		CCH CCH	I	NOP	
	CCW	ų.	D2 ⇔ CCW	D3 ⇔ CCW	D4 ⇔ CCW	D5 ⇔ CCW	sex:D0 ⇒ CCW	sex:D1 ⇒ CCW	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small	Big ⇔Small		sex:CCH ⇒ CCW	sex:CCL ⇒ CCW	1	
		4																1

EXG Big, Small: Small register gets low part of Big register, Big register gets sign-extended Small register. These cases are not expected to be useful in application programs. EXG CCW, CCH and EXG CCW, CCL are ambiguous cases so CCW is not changed (equivalent to NOP)

Linear S12 Core Reference Manual, Rev. 1.01



Table A-17. Transfer Postbyte (tb) Coding Map

					ubic	A-17.	· · · · · ·	JICI I	CSID	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	o) Coc	9	щр				
	æ																-
CCW	Ē	CCW ⇒ D2	CCW ⇒ D3	CCW ⇒ D4	CCW ⇒ D5	CCL ⇒ D0	CCL ⇒ D1	0000:CCW ⇒ D6	0000:CCW ⇒ D7	00:CCW ⇒ X	00:CCW ⇒ Y	00:CCW ⇒ S		HOO ←	700 ←	-	
CC	D-	00:CCL ⇒ D2	00:CCL ⇒ D3	00:CCL ⇒ D4	00:CCL ⇒ D5	CCL ⇒ D0	CCL ⇒ D1	000000:CCL ⇒ D6	000000:CCL ⇒ D7	0000:CCL ⇒ X	00000:CCL ⇒ Y	00000:CCL ⇒ S		CCL CCH	1	00:CCL ⇒ CCW	
당 당	င	00:CCH ⇒ D2	00:CCH ⇒ D3	00:CCH ⇒ D4	00:CCH ⇒ D5	CCH ↑ D0	CCH	3000000:CCH 000000:CCL ⇒ D6	000000:CCH 000000:CCL ⇒ D7	0000:CCH ⇒ X	0000:CCH	0000:CCH ⇒ S		ı	CCH CCH	00:CCH ⇒ CCW	
	<u>-</u>							0	0								
တ	Α-	SL ⇒ D2	SL ⇒ D3	SL	SL ⇒ D5	SL ⇒ D0	SL ⇒ D1	00:S ⇒ D6	00:S ⇒ D7	o <sup>×</sup>	o ≻	I		SL ⇔ CCH	JOO ←	SL ⇒ CCW	
>	ტ	YL ⇒ D2	γL ⇒ D3	_ YL ⇒ D4	YL ⇒ D5	γL ⇒ D0	Υ	00:Y ⇒ D6	00:Y ⇒ D7	> ×	ı	> ↑ ↑		YL ⇒ CCH	TDD ←	YL ⇒ CCW	
×	8	XL ⇒ D2	XL ⇒ D3	XL ⇒ D4	XL ⇒ D5	XL ⇒ D0	XL ⇒ D1	00:X ⇒ D6	00:X ⇒ D7	ı	× ÷	× †		XL ⇒ CCH	XL ⇒ CCL	XL ⇒ CCW	
02	7-	D7L ⇒ D2	D7L ⇒ D3	D7L ⇒ D4	D7L ⇒ D5	D7L ⇒ D0	D7L ⇒ D1	D7 ⇒ D6	ı	D7L ⇒ X	D7L ⇒ Y	D7L ⇒ S		D7L ⇒ CCH	D7L ⇒CCL	D7L ⇒ CCW	
90	9	D6L ⇒ D2	D6L ⇒ D3	D6L ⇒ D4	D6L ⇒ D5	D6L ⇒ D0	D6L ⇒ D1	I	D6 ⇒ D7	D6L ⇒ X	D6L	D9L ⇒ S		D9L ⇒ CCH	D9L ⇒ CCL	D6L ⇒ CCW	
5	5-	00:D1 ⇒ D2	00:D1 ⇒ D3	00:D1 ⇒ D4	00:D1 ⇒ D5	D1 ⇒ D0	1	000000:D1 ⇒ D6	000000:D1 ⇒ D7	0000:D1 ⇒ X	0000:D1 ⇒ Y	0000:D1 ⇒ S		D1 ⇒ CCH	D1 ⇒ CLL	00:D1 ⇒ CCW	
8	4-	00:D0 ⇒ D2	00:D0 ⇒ D3	00:D0 ⇒ D4	00:D0 ⇒ D5	1	D0 ⇒ D1	0000000:D0 ⇒ D6	0000000:D0 ⇒ D7	0000:D0 ⇒ X	00000:D0 ⇒ Y	00000:D0 ⇒ S		D0 ⇒ CCH	DO ⇒ CCL	00:D0 ⇒ CCW	
D2	ъ.	D5 ⇒ D2	D5 ⇒ D3	D5 ⇒ D4	I	D5L ⇒ D0	D5L ⇒ D1	00000:D5 ⇒ D6	0000:D5 ⇒ D7	00:D5 ⇒ X	00:D5 ⇒ Y	00:D5 ⇒ S		D5L ⇒ CCH	D5L ⇒ CCL	D5 ⇒ CCW	
74	-5-	D4 ⇒ D2	D4 ⇒ D3	1	D4 ⇒ D5	D4L ⇒ D0	D4L ⇒ D1	0000:D4 ⇒ D6	0000:D4 ⇒ D7	00:D4 ⇒ X	00:D4 ⇒ ≺	00:D4 ⇒ S		D4L ⇒ CCH	D4L ⇒ CCL	D4 ⇒ CCW	
<b>D3</b>	+	D3 ⇒ D2	1	D3 ⇒ D4	D3 ⇒ D5	D3L ⇒ D0	D3L ⇒ D1	0000:D3 ⇒ D6	0000:D3 ⇒ D7	00:D3 ⇒ X	00:D3 ⇒ Y	00:D3 ⇒ S		D3L ⇒ CCH	D3L ⇒ CCL	D3 ⇒ CCW	
D2	ф [	ı	D2 ⇒ D3	D2 ⇒ D4	D2 ⇒ D5	D2L ⇒ D0	D2L ⇒ D1	0000:D2 ⇒ D6	0000:D2 ⇒ D7	00:D2 ⇒ X	00:D2 ⇒ Y	00:D2 ⇒ S		D2L ⇒ CCH	D2L ⇒ CCL	D2 ⇒ CCW	
source		<b>P</b>	Ψ.	-5	ņ	4	гċ	φ		φ	ဇှ	4	ė	ပု	Ģ	ų	Ļ
S	destination	05	8	4	D2	8	5	90	D2	×	>	v	reserved	55 F3	755	CCW	

Linear S12 Core Reference Manual, Rev. 1.01



## A.4.8 Count Leading Sign-Bits Postbyte (cb)

This is a variant of the transfer postbyte (tb) but limited to the 8 data-registers D0..D7.

Table A-18. Count Leading Sign-Bits (cb) Decode

b	eb and 7 b6	d tb p	ostby b4	te bitv b3	wise e b2	encod b1	ding b0	Comments
(	SC	URCE	[2:0]	0		EST[2	::0]	Refer to coding map for Count Leading Sign-Bits to see how the registers are assigned to 3-bit codes

Refer to the Count Leading Sign-Bits coding map below (shaded fields are reserved).

Table A-19. Count Leading Sign-Bits (cb) Coding Map

	0	1	2	3	4	5_	6	7	8_	9	Α	В	С	D	E	
_0	D2,D2	D3,D2	D4,D2	D5,D2	D0,D2	D1,D2	D6,D2	D7,D2	D2,D2	D3,D2	D4,D2	D5,D2	D0,D2	D1,D2	D6,D2	D7,D2
_1	D2,D3	D3,D3	D4,D3	D5,D3	D0,D3	D1,D3	D6,D3	D7,D3	D2,D3	D3,D3	D4,D3	D5,D3	D0,D3	D1,D3	D6,D3	D7,D3
_2	D2,D4	D3,D4	D4,D4	D5,D4	D0,D4	D1,D4	D6,D4	D7,D4	D2,D4	D3,D4	D4,D4	D5,D4	D0,D4	D1,D4	D6,D4	D7,D4
_3	D2,D5	D3,D5	D4,D5	D5,D5	D0,D5	D1,D5	D6,D5	D7,D5	D2,D5	D3,D5	D4,D5	D5,D5	D0,D5	D1,D5	D6,D5	D7,D5
_4	D2,D0	D3,D0	D4,D0	D5,D0	D0,D0	D1,D0	D6,D0	D7,D0	D2,D0	D3,D0	D4,D0	D5,D0	D0,D0	D1,D0	D6,D0	D7,D0
_5	D2,D1	D3,D1	D4,D1	D5,D1	D0,D1	D1,D1	D6,D1	D7,D1	D2,D1	D3,D1	D4,D1	D5,D1	D0,D1	D1,D1	D6,D1	D7,D1
_6	D2,D6	D3,D6	D4,D6	D5,D6	D0,D6	D1,D6	D6,D6	D7,D6	D2,D6	D3,D6	D4,D6	D5,D6	D0,D6	D1,D6	D6,D6	D7,D6
_7	D2,D7	D3,D7	D4,D7	D5,D7	D0,D7	D1,D7	D6,D7	D7,D7	D2,D7	D3,D7	D4,D7	D5,D7	D0,D7	D1,D7	D6,D7	D7,D7
_8	D2,D2	D3,D2	D4,D2	D5,D2	D0,D2	D1,D2	D6,D2	D7,D2	D2,D2	D3,D2	D4,D2	D5,D2	D0,D2	D1,D2	D6,D2	D7,D2
_9	D2,D3	D3,D3	D4,D3	D5,D3	D0,D3	D1,D3	D6,D3	D7,D3	D2,D3	D3,D3	D4,D3	D5,D3	D0,D3	D1,D3	D6,D3	D7,D3
_ <b>A</b>	D2,D4	D3,D4	D4,D4	D5,D4	D0,D4	D1,D4	D6,D4	D7,D4	D2,D4	D3,D4	D4,D4	D5,D4	D0,D4	D1,D4	D6,D4	D7,D4
_B	D2,D5	D3,D5	D4,D5	D5,D5	D0,D5	D1,D5	D6,D5	D7,D5	D2,D5	D3,D5	D4,D5	D5,D5	D0,D5	D1,D5	D6,D5	D7,D5
_C	D2,D0	D3,D0	D4,D0	D5,D0	D0,D0	D1,D0	D6,D0	D7,D0	D2,D0	D3,D0	D4,D0	D5,D0	D0,D0	D1,D0	D6,D0	D7,D0
_D	D2,D1	D3,D1	D4,D1	D5,D1	D0,D1	D1,D1	D6,D1	D7,D1	D2,D1	D3,D1	D4,D1	D5,D1	D0,D1	D1,D1	D6,D1	D7,D1
_E	D2,D6	D3,D6	D4,D6	D5,D6	D0,D6	D1,D6	D6,D6	D7,D6	D2,D6	D3,D6	D4,D6	D5,D6	D0,D6	D1,D6	D6,D6	D7,D6
_F	D2,D7	D3,D7	D4,D7	D5,D7	D0,D7	D1,D7	D6,D7	D7,D7	D2,D7	D3,D7	D4,D7	D5,D7	D0,D7	D1,D7	D6,D7	D7,D7

## A.4.9 Push and Pull Postbyte (pb)

Push and pull instructions are used to store CPU registers onto the stack or read them from the stack, respectively. These instructions use an opcode and the pb postbyte to specify which registers to save onto or restore from the stack. Up to 6 registers may be specified in the register mask in the low six bits of the pb postbyte and there are two variations of this mask to allow a second group of CPU registers to pushed and pulled.

In the special case where the low-order six bits of the mask are all zero, it indicates that all 12 CPU registers (CCH, CCL, D0, D1, D2, D3, D4, D5, D6, D7, X, and Y) or all four 16-bit registers (D2, D3, D4, and D5) should be pushed or pulled as indicated by b[7:6] of postbyte pb.

Table A-20. Push/Pull Postbyte (pb) Decode

	pb postl	yte b	itwise	enco	ding		
b7	b6	b5	b4	b3	b2	b1	b0
PUSH/PULL	MASK2/1	Spe	ecify wh	nich reg	isters t	o push/	pull
0	0	CCH	CCL	D0	D1	D2	D3
0	1	D4	D5	D6	D7	Х	Υ
1	0	CCH	CCL	D0	D1	D2	D3
1	1	D4	D5	D6	D7	Х	Υ

Comments
Push selected registers in register mask 1 list (pb = 0x00 = PSH ALL)
Push selected registers in register mask 2 list (pb = 0x40 = PSH ALL16b)
Pull selected registers in register mask 1 list (pb = 0x80 = PUL ALL)
Pull selected registers in register mask 2 list (pb = 0xC0 = PUL ALL16b)

	YL	
	YM	Y
-	ΥH	•
	XL	
	XM	X
	XH	

Push order is top to bottom (Higher memory addresses are at the top) Pull order is bottom to top

If the mask bit corresponding to a register is 0, skip that register in the push or pull operation.

Linear S12 Core Reference Manual, Rev. 1.01



D7L D7ML D7MH D7H	D7	
D6L	D6	
_D6ML_		
D6MH		
D6H		
D5L	D5	
D5H		
D4L	D4	
D4H		
D3L	D3	
D3H		
D2L	D2	
D2H		
D1	D1	
D0	D0	
CCL	CCR	
CCH		



#### How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004. All rights reserved.

