NXP DEVKIT-ZVL128

Tab	le of Contents
02	BLOCK DIAGRAM AND NOTES
03	I/O Headers
04	Power/MCU
05	Peripherals
06	USB/OSBDM

CAUTION:

This schematic is provided for reference purposes only. As such, Freescale does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP S12 family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS


Rev	isions				
Rev	Description	Designer	Date		
Х1	Initial Draft A070 Release	Alejandro Cervantes	07/07/15		
A	Prototype release	Jesus Sanchez	07/29/15		
A1	Final version	Jesus Sanchez	07/23/16		





Notes:


- All components and board processes are to be ROHS compliant
- All connectors and headers are denoted Jx/Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx.
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always position 1-2.
- 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

















N	P		600	Wile		e Produ		roup			
This document contains i procurement or manufact	nformation p une in whole	or in pa	et without	the exp	ress v	miten pen	nission o	d NOO-	Semio	onducto	
			CAP Classi							PUBI	
Designer: Alejandro Cervantes	Drawing	Title:	DEV					LIO:	X	PUBI	
Designer: Alejandro Cervantes Drawn by: Alejandro Cervantes	Drawing Page Tit	Title:		KIT-	z۷			uc:	×	PUBI	
Alejandro Cervantes Drawn by:		Title: Se:	DEV	KIT-	ZV CU				×	PUBI	7

