


Lab Report #10



Digital System Design LAB

Submitted By: JAWAD IRFAN

Registration No: 21PWCSE2009

Section: B

Submitted To: Shahzada Fahim Jan

“On my honor , as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work”

Student Signature:

JAWAD IRFAN


Department of Computer Systems Engineering

University of Engineering and Technology Peshawar


Lab 10

A Digital Lock

Objective: Build an electronic combination lock with reset button, two number buttons (0 and 1) and unlock output. The combination should be “01011.”



State Transition Diagram:



Lab Tasks:

1- Change the functionality of the lock such that it unlocks on the sequence of 11011.

CODE :

```
1 module clock_divider(  
2     input clk_in,  
3     output reg clk_out  
4 );  
5     reg [27:0] counter = 28'd0;  
6     parameter divisor = 28'd1000000;  
7  
8     always @(posedge clk_in) begin  
9         counter <= counter + 28'd1;  
10  
11         if (counter >= (divisor - 1))  
12             counter <= 28'd0;  
13  
14         clk_out <= (counter < divisor/2) ? 1'b1 : 1'b0;  
15     end  
16 endmodule  
17  
18  
19  
20 module D_FF(Q,D,clk,rst  
21 );  
22     input D,clk,rst;  
23     output reg Q;  
24     always @(posedge clk) begin  
25         if(rst)  
26             Q <= 1'b0;  
27         else  
28             Q<=D;  
29     end  
30
```

```

1
2
3 module BCD_to_SevenSeg (bcd, SEVENSEG);
4     input [2:0] bcd;
5     output reg [10:0] SEVENSEG;
6
7
8
9     always @(*) begin
10        case(bcd)
11            3'b000: SEVENSEG = 7'b10000000; // 0
12            3'b001: SEVENSEG= 7'b11111001; // 1
13            3'b010: SEVENSEG = 7'b0100100; // 2
14            3'b011: SEVENSEG = 7'b01000000; // 3
15            3'b100: SEVENSEG = 7'b1011001; // 4
16            3'b101: SEVENSEG = 7'b0010010; // 5
17
18            default: SEVENSEG = 7'b10000000; // 0
19        endcase
20    end
21
22 endmodule
23

```

```

24 .....
25 module level_to_pulse(
26     input synch_input,
27     input clk,
28     input rst,
29     output pulse
30 );
31
32     wire Q;
33
34     D_FF df(Q, synch_input, clk, rst);
35     and a(pulse, ~Q, synch_input);
36
37 endmodule
38

```

```

39 //////////////////////////////////////
40 module synchronizer(
41     input clk,
42     input btn,
43     input rst,
44     output synch_btn
45 );
46
47     wire Q1;
48
49     D_FF df1(Q1, btn, clk, rst);
50     D_FF df2(synch_btn, Q1, clk, rst);
51
52 endmodule
53
54

```

```

0 ///////////////////////////////////////////////////////////////////
1 module btn_module(
2     input btn,
3     input CLK,
4     input RST,
5     output pulse
6 );
7     wire synch_btn;
8     synchronizer s1(CLK, btn, RST, synch_btn);
9     level_to_pulse lpl(synch_btn, CLK, RST, pulse);
0
1 endmodule
2
3 ///////////////////////////////////////////////////////////////////
4 module lock_fsm2(
5     input btn0,
6     input btn1,
7     input clk,
8     input RST_BTN,
9     output reg led,
10    output reg [3:0]bcd
11);
12    reg [2:0]state;
13
14    parameter s0 = 3'b000;
15    parameter s1 = 3'b001;
16    parameter s2 = 3'b010;
17    parameter s3 = 3'b011;
18    parameter s4 = 3'b100;
19    parameter s5 = 3'b101;
20
21    always@(posedge clk) begin
22        if(RST_BTN)
23            state <= s0;
24
25        else
26            case(state)
27                s0: begin
28                    if(btn0)
29                        state <= s0;
30                    else if(btn1)
31                        state <= s1;

```

```

49         else
50             state <= s0;
51         end
52
53     s1: begin
54         if(btn0)
55             state <= s1;
56         else if(btn1)
57             state <= s2;
58         else
59             state <= s1;
60         end
61
62     s2: begin
63         if(btn0)
64             state <= s3;
65         else if(btn1)
66             state <= s2;
67         else
68             state <= s2;
69         end
70
71     s3: begin
72         if(btn0)
73             state <= s3;
74         else if(btn1)
75             state <= s4;
76         else
77             state <= s3;
78         end
79
80     end
81
82     s4: begin
83         if(btn0)
84             state <= s4;
85         else if(btn1)
86             state <= s5;
87         else
88             state <= s4;
89         end
90
91     s5: begin
92         if(btn0)
93             state <= s5;
94         else if(btn1)
95             state <= s0;
96         else
97             state <= s5;
98         end
99     endcase
100
101 end
102
103 always@(*)
104     case(state)
105     s0: begin
106         led <= 0;
107         bcd <= 4'b0000;
108     end

```

```

1  module Top( CLK, RST, RST_BTN, BTN0, BTN1, LED, SEVENSEG);
2
3      input CLK, RST, BTN0, BTN1, RST_BTN;
4
5      output LED;
6      output [7:0]SEVENSEG;
7
8      wire SLOW_CLOCK;
9      //wire synch_btn0, synch_btn1, synch_rst;
10
11     wire pulse0, pulse1, RST_Pulse;
12
13     wire [3:0]bcd;
14
15     clock_divider divider(CLK, SLOW_CLOCK);
16     lock_fsm2 my_fsm( pulse0, pulse1, SLOW_CLOCK, RST_Pulse, LED, bcd);
17
18     btn_module b0(BTN0, SLOW_CLOCK, RST, pulse0);
19     btn_module b1(BTN1, SLOW_CLOCK, RST, pulse1);
20     btn_module b2(RST_BTN, SLOW_CLOCK, RST, RST_Pulse);
21
22     BCD_to_SevenSeg(bcd, SEVENSEG);
23
24 endmodule
25

```

```

107     end
108
109     s1: begin
110         led <= 0;
111         bcd <= 4'b0001;
112     end
113
114
115     s2: begin
116         led <= 0;
117         bcd <= 4'b0010;
118     end
119
120     s3: begin
121         led <= 0;
122         bcd <= 4'b0011;
123     end
124
125     s4: begin
126         led <= 0;
127         bcd <= 4'b0100;
128     end
129
130     s5: begin
131         led <= 1;
132         bcd <= 4'b0101;
133     end
134 endcase
135
136 endmodule

```

OUTPUT:

