## Lab Report #10



## **Digital System Design LAB**

**Submitted By: JAWAD IRFAN** 

Registration No: 21PWCSE2009

**Section: B** 

Submitted To: Shahzada Fahim Jan

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work"

## **Student Signature:**

## <u>JAWAD IRFAN</u>

<u>Department of Computer Systems Engineering</u>


University of Engineering and Technology Peshawar

## Lab 10


# A Digital Lock

Objective: Build an electronic combination lock with reset button, two number buttons (0 and 1) and unlock output. The combination should be "01011."





## **State Transition Diagram:**



### Lab Tasks:

1- Change the functionality of the lock such that it unlocks on the sequence of 11011.

### CODE:

```
1 module clock divider (
      input clk in,
2
3
      output reg clk_out
4 );
     reg [27:0] counter = 28'd0;
5
6
     parameter divisor = 28'd1000000;
7
8
     always @(posedge clk in) begin
        counter <= counter + 28'd1;
9
.0
.1
       if (counter >= (divisor - 1))
              counter <= 28'd0;
.2
.3
        clk out <=(counter < divisor/2)?1'b1:1'b0;
.4
.5
.6 endmodule
.7
.8
.9
module D FF(Q,D,clk,rst
1
      );
2
    input D, clk, rst;
    output reg Q;
3
   always @(posedge clk) begin
4
5
    if(rst)
6
     Q <= 1'b0;
      else
7
8
     Q \le D;
9
    end
0
```

```
module BCD to SevenSeg (bcd, SEVENSEG);
    input [2:0] bcd;
    output reg [10:0] SEVENSEG;
   always @(*) begin
     case (bcd)
       3'b000: SEVENSEG = 7'b1000000; // 0
       3'b001: SEVENSEG= 7'b1111001; // 1
       3'b010: SEVENSEG = 7'b0100100; // 2
       3'b011: SEVENSEG = 7'b0100000; // 3
      3'b100: SEVENSEG = 7'b1011001;// 4
       3'b101: SEVENSEG = 7'b0010010;//5
       default: SEVENSEG = 7'b1000000; // 0
     endcase
   end
endmodule
}
1 module level to pulse (
     input synch input,
2
:3
     input clk,
:4
    input rst,
    output pulse
:5
     );
:6
:7
     wire Q;
:8
:9
      D FF df(Q, synch input, clk, rst);
0.8
      and a (pulse , ~Q, synch input);
1
32
13
4 endmodule
15
module synchronizer(
1
2
    input clk,
3
    input btn,
    input rst,
4
    output synch btn
5
6
     );
В
    wire Q1;
    D FF dfl(Ql, btn, clk, rst);
0
     D FF df2(synch btn, Q1, clk, rst);
1
3 endmodule
```

```
1 module btn module(
    input btn,
2
   input CLK,
3
   input RST,
4
   output pulse
5
6
    );
7
   wire synch btn;
8
   synchronizer sl(CLK, btn, RST, synch btn);
   level to pulse lpl(synch btn, CLK, RST, pulse);
9
0
1 endmodule
 module lock_fsm2(
   input btn0,
   input btnl,
   input clk,
   input RST_BTN,
   output reg led,
   output reg [3:0]bcd
 );
   reg [2:0]state;
   parameter s0 = 3'b000;
   parameter s1 = 3'b001;
   parameter s2 = 3'b010;
   parameter s3 = 3'b011;
   parameter s4 = 3'b100;
   parameter s5 = 3'b101;
   always@(posedge clk) begin
     if (RST BTN)
       state <= s0;
     else
       case (state)
         s0: begin
            if(btn0)
              state <= s0;
            else if(btnl)
              state <= sl;
```

```
49
                        else
 50
                           state <= s0;
 51
                    end
 52
 53
                    sl: begin
 54
                        if (btn0)
                           state <= sl;
 55
                        else if(btnl)
 56
                           state <= s2;
 57
 58
                        else
 59
                           state <= sl;
 60
                    end
 61
 62
                    s2: begin
 63
                        if (btn0)
                           state <= s3;
 64
                        else if(btnl)
 65
                           state <= s2;
 66
 67
                        else
                           state <= s2;
 68
 69
                    end
 70
                    s3: begin
 71
 72
                        if(btn0)
 73
                           state <= s3;
 74
                        else if(btnl)
                           state <= s4;
 75
                        else
 76
 77
                           state <= s3;
 78
                    end
 78
               end
 79
               s4: begin
 80
 81
                 if (btn0)
                    state <= s4;
83
                  else if(btnl)
                    state <= s5;
84
                  else
85
                    state <= s4;
86
               end
87
88
               s5: begin
 89
 90
                 if (btn0)
 91
                    state <= s5;
 92
                  else if(btnl)
 93
                    state <= s0;
 94
                    state <= s5;
 95
               end
 96
 97
            endcase
 98
99
100
101
       always@(*)
102
103
          case(state)
            s0: begin
104
              led <= 0;
bcd <= 4'b0000;
105
106
            end
107
```

```
module Top ( CLK, RST, RST BTN, BTN0, BTN1, LED, SEVENSEG);
 2
        input CLK, RST, BTN0, BTN1, RST BTN;
 3
 4
       output LED;
 5
       output [7:0] SEVENSEG;
 6
 7
      wire SLOW CLOCK;
 8
      //wire synch_btn0, synch_btn1, synch_rst;
 9
10
       wire pulse0, pulse1, RST_Pulse;
11
12
       wire [3:0]bcd;
13
14
       clock_divider divider(CLK, SLOW_CLOCK);
15
      lock_fsm2 my_fsm( pulse0, pulse1, SLOW_CLOCK, RST_Pulse, LED, bcd);
16
17
        btn_module b0(BTN0, SLOW_CLOCK, RST, pulse0);
btn_module b1(BTN1, SLOW_CLOCK, RST, pulse1);
18
19
        btn_module b2(RST_BTN, SLOW_CLOCK, RST, RST_Pulse);
20
21
        BCD_to_SevenSeg(bcd, SEVENSEG);
22
23
24 endmodule
25
107
             end
108
             sl: begin
109
             led <= 0;
bcd <= 4'b0001;
110
111
112
             end
113
114
115
             s2: begin
             led <= 0;
bcd <= 4'b0010;
117
             end
118
119
120
             s3: begin
             led <= 0;
bcd <= 4'b0011;
121
122
             end
123
124
125
             s4: begin
126
127
               bcd <= 4'b0100;
128
             end
129
             s5: begin
130
             led <= 1;
bcd <= 4'b0101;
131
132
133
             end
134
          endcase
135
136 endmodule
```

### **OUTPUT:**





