National University of Computer and Emerging Sciences FAST School of Computing Spring-2024 Islamabad Campus

EE-1005:	Digital	Logic	Design	Final	Exam
	$\boldsymbol{\mathcal{O}}$	$\boldsymbol{\mathcal{O}}$	$\boldsymbol{\mathcal{O}}$		

BS-CS & BS-SE

Date: 31st May, 2024

Course Instructor(s)

Total Time: 3 Hours

Total Marks: 130

Dr. Mehwish Hassan, Mr. Shams Farooq,

Muhammad Aamir Gulzar


Student Name	Roll No.	Course Section	Student Signature


Instructions:


- 1. Read the question carefully, understand the question, and then attempt your answers either on the question paper or in the provided answer booklet as required.
- 2. Attempt all your questions and their parts in sequence on the answer sheet to receive **5 bonus** marks
- 3. Verify that you have <u>Nine (9)</u> printed pages of the question paper including this page. There are <u>Nine (9)</u> questions.
- 4. Submit both your question paper and answer sheets. There is no need to staple the question paper with the answer sheets.
- 5. Sharing calculators or any other stationery is strictly prohibited.

	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Bonus	Total
Marks Obtained											
Total Marks	10	20	20	10	15	10	15	15	10	5	130

Update the timing diagram for the outputs **CLK_NOT**, **Qm**, and **Qs** by considering the given **CLK** and **D** as inputs to the circuit shown below, where **En** is active high. Assume both latches store zero initially (Attempt it on question paper)







$\mathbf{\Omega}$	4 •	TA. T	
()11	estion	NO	4
- Vu	Couon	• T T T •	•

•			#327#3 Z
mputer and E Spring-2024	merging Science Islamabad Campu	S us	0307
		[3]	
per)	the of the 3-26 ament	Dishira	
	stion.No.3 ys in your class a splays. The structure	stion.No.3 ys in your class and labs. This question splays. The structure of the 9-Segment leper) [5+5+	stion.No.3 ys in your class and labs. This question splays. The structure of the 9-Segment Display per) [5+5+5=15]


The 9-Segment Display can be used to display decimal numbers from 0 to 15 as shown below:

Digle	9 Segment Equivalent	Segment h	Digit T Segment Equivalent	Segment h
0	IA	1 11 -	118	1
1	IA	0	. IIA	1
2	IB	1	10 IB	l
3	B	[_ 18	0
1	18	0	12 18	
5	18		13 18	
6	16	1	16	0
7	I IB	1	15	1

The following parts of the question require you to design a "Binary to 9-Segment Display Decoder". This "Binary to 9-Segment Display Decoder" takes four bits (W, X, Y, Z) at its input (MSB: W and LSB: Z) and generates nine outputs (a,b,c,d,e,f,g,h,i) to feed into the 9-segment display, and turn ON/OFF the required LED segments. An LED Segment is turned ON if its corresponding bit (a or b or c, etc) is 1, Similarly, an LED Segment is turned OFF if its corresponding bit (a or b or c, etc) is 0. Do as directed in the following parts:

a. Fill the Truth Table for output "h" only given above.

$$\geq (0, 2, 3, 5, 6, 7, 3, 9, 10)$$
Page 5 of 9



b. Derive a simplified expression for only output bit "h" of the Binary to 9Segment Display Decoder using K-man (SOP form)

	using K-	map (SOI	P form).		1
V = 2	(2	-WY	L+x	Z +	in
117012	۱ ا	1	-	1	1
	11	0	Ti	1,1	
			+1	1	_
	0		11	1	- 1
1	1	11	1	U	
1 5.27	Ti	1	0	1	
				1	-


Expression:

c. Continuing with part-b, draw a circuit diagram for the simplified expression of "h" that you found. You are required to use a mix of Complex (X-OR, etc) and Primitive (AND, OR, etc) Digital Logic Gates.

h=
$$\overline{\chi}\overline{z} + \chi z + \overline{\psi}y + \overline{\psi}y$$


XNOR

XOR



Page 6 of 9

A bi-directional shift register is represented in the following Figure-(a). Initially the Register stores the decimal number eight (8). Complete the timing table (at the end of the question) with respect to the state of control line represented in the Figure (b). (Attempt it on question paper)



National University of Computer and Emerging Sciences FAST School of Computing Spring-2024 Islamabad Campus

Clock	Q3	Q2	Q1	Q0	Shift Direction
Initial Condition	1	0	0	0	
ı	0	1	0	0	Right
· ·	0	0	1	0	Right
*	0	0	0	1	Right
V	0	0	1	0	Left
	0	1	0	0	Left
•	1	0	0	0	Left
T	0	1	0	0	Right
	1	0	0	0	Left
•	0	0	0	0	Left
V	0	0	0	0	Left
V					
PAST SCH	0	0	O O	0	Right
↓					Right
	0	0	0	0	Right
4			1	1	

National University of Computer and Emerging Sciences FAST School of Computing Spring-2024 Islamabad Campus

Question.No.5


Design a priority encoder following this priority. Only expressions required and No Circuit. Diagram required (Attempt it on question paper) [15]

 $D_0 > D_1 > D_1 > D_2$

D0	D1	D2	D3	X	Y	V(En)
0	0	0	0	X	X	0
1	X	X	X	0	U	1
0	1	×	0	0	1	1
0	0	1	0	1	0	1
0	1 X	X	1	1	1	1

D0	D1	D2	D3	X	Y	V
0	0	0	0	X	X	0
0	0	0	1	1		1
0	0	1	0	1	0	1
0	0	1	1		. 1	1
0	1	0	0	0	1	1
0	1	0	1	1	3	_ \
0		1	0	0	1.	1
0	1	1	1	1	1	
	0	0	0	0	0	-1
	10	0	1'	0	0	_
1	0		0	Ö	0	1
,	0		1 1	0	0	_\
í		0	0	0	0	-1
1 1	1	0	1 1	0_	0	1
1.1	11	1/	01	0	0	i
1	11	13	1.	0	0	1
17	- 1	1	A			R
		1	4			

K-Maps:



Y =	DOD	1+	D'D	3 —
$D_0D_1\backslash D_2D_3$	D, D,	D.D.	0.0	Debo
D. D.	X,	173	74	0
DD.	FI		1)	1)
PD.	0	0	0	0
-0° 5'	0	0	0	٥

National University of Computer and Emerging Sciences FAST School of Computing Spring-2024 Islamabad Campus

Question.No.6

A. Latch is a level sensitive device. Flip-flops are edge sensitive devices.

SOLUTION:

Step 1: write the next state table

JK flip-flop next state table

J	K	Qcurrent	Q _{next}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

T flip-flop excitation table

T	Qcurrent	Q _{next}
0	0	0
0	1	1
1	0	1
1	1	0


Step 2: derive the excitation table from the next state tables

Excitation table

J	K	Q _{current}	T
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Step 3: derive next state logic

$$T = JQ' + KQ$$




Given a three-inputs boolean function $f(a,b,c) = \Sigma m(0, 1, 2, 3, 7)$. [5+5+5=15]

- a. Implement the function using a minimal network of 2:4 decoders and OR gates.
- b. Implement the function using a minimal network of 4:1 multiplexer.
- c. Implement the function using a minimal network of 2:1 multiplexer.


SOLUTION:

$$f = a' + bc$$




b. Implement the function using a minimal network of 4:1 multiplexers. SOLUTION:

$$F = a'b' + a'b + abc$$




c. Implement the function using a minimal network of 2:1 multiplexers. SOLUTION:




Write the state table of the below given sequential circuit.


[10]




Design a random counter given below? Find self-correcting state for unused state 2? And force correct state 4? You are supposed to use three different flip-flops where D flipflop is the least, JK flipflop to store middle bit, and T-Flip Flop to store most significant bit. Complete the excitation table for all the flip-flops. (Attempt it on question paper) [20]

Present State	Next State	D	J	K	T
0	0				
0	1				
1	0				
1	1				







$$Q_{T}(t+1) = T \oplus Q \qquad \therefore T = A + \overline{B}$$

$$= A + \overline{B} \oplus Q$$

$$= 0 + \overline{1} \oplus Q$$

$$= 0 + 0 \oplus Q = Q$$

$$\mathcal{O}_{JK}(t+1) = J\bar{Q} + \bar{K}Q$$

$$= C\bar{Q} + \bar{I}Q$$

$$= 0.\bar{I} + \bar{I}.\bar{I} = 0$$

$$: J = C$$

$$K = 1$$

$$Q_{D}(t+1) = D$$

$$= \overline{A} + \overline{B}C$$

$$= \overline{6} + \overline{1} \cdot O$$

$$= 1 + O = 1$$

$$S_{O}'' \text{ next state will be } Q_{T} Q_{JK} Q_{D}(t+1)$$

$$= 0 \quad O \quad 1 = \boxed{1}$$