
SDR Frontend
Rev 1, 2026
Jan Hoegen
hoja1028@h-ka.de
git.ieem-ka.de/Jax/
sdr-analog-frontend
Power Enable
SW201
Power 5V
Power Faulty
3.3V Faulty
Power 3.3V
Power: Center +5V
J201
FB201
Q201
U201
IC201
H103
H104
H101
H102
TP201
TP202
TP203
TP204
TP205
D201
D202
D203
D204
D205
D206
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
C201
C202
C203
C204
C205
C206
C207
C208
Tx In --> 0.9 - 1 GHz
J104
IC301
IC302
FL301
L301
PA Enable
D301
R301
R302
R303
R304
R305
C301
C302
C303
C304
C305
C306
C307
C308
C309
C310
C311
C312
C313
Tx Out --> 2.4 - 2.5 GHz
J102
IC601
IC602
U601
U602
FL601
L601
L602
R601
R602
C601
C602
C603
C604
C605
C606
FB501
FB502
Y501
U501
L501
L502
PLL Lock
D501
R501
R502
R503
R504
R505
R506
R507
R508
R509
R510
R511
R512
R513
R514
R515
C501
C502
C503
C504
C505
C506
C507
C508
C509
C510
C511
C512
C513
C514
C515
C516
C517
C518
C519
C520
C521
C522
C523
C524
C525
C526
C527
C528
C529
C530
C531
Rx Out <-- 0.9 - 1 GHz
J101
FL402
IC402
IC401
FL401
L401
C401
C402
C403
C404
C405
C406
C407
C408
Rx In <-- 2.4 - 2.5 GHz
J103
R701
R702
R703
R704
R705
R706
R707
R708
R709
R710
R711
R712
R713
R714
R715
R716
R717
IC701
IC703
IC704
Q701
C701
C702
C703
PA Detect
J709
PLL Enable
J708
PLL MUXOUT
J707
PLL Down
J706
Power Faulty
J705
PA Enable
J704
PLL Lock
J703
Power Enable
J702
Low
In/Out
High
GND
Enable
Clock
Data
<-3.3V
SPI: IO Vcc
J701