Computer Architecture Assignment-2 Processor Simulation (Chipyard)

In this Assignment of Processor Simulation using **chipyard** was done. Chipyard is a collection of various tools that can be used for a variety of purposes, in this assignment it was used to simulate various riscv benchmark codes using the verilator on different numbers of cores.

1. Install and Setting up chipyard: For this chipyard was installed on the virtual instance and also docker was also used, to create the environment required for chipyard which is Ubuntu or Debian. After the installation and creation of the riscv-toolchain, the following output can be seen in the env.sh file. After viewing this it can be confirmed that chipyard is successfully installed.

There are two files provided in the zip folder named **chip.txt and gen.txt**. These files contain the directory structure obtained after installing chipyard and riscv-toolchain.

- **2. Build Stage processors:** For building the processors with different stages.
 - First go to the directory **chipyard/sims/verilator**.
 - In the directory run the command make **CONFIG=Sodor1StageConfig**, to build one stage processor.
 - Similarly change the R.H.S of command to Sodor2StageConfig, Sodor3StageConfig, Sodor5StageConfig, SodorUCodeConfig for creating two stage, three stage, five stage, and U code processor respectively.

After building the processors you can see that different directories are created for each processor and also there are different directories in generated-src for each processor.

Directories for each processor.

Similarly for generated-src.

3. To use different processors and check the working: For this, the command used is make CONFIG=Sodor1StageConfig run-binary BINARY=/root/\${BMARKS}/towers.riscv

Here the variable BMARKS is set to the path chipyard/generated/riscv-sodor/riscv-bmarks this directory contains the benchmark code of riscv that can be used for testing purposes. By running this command there are two files created in the output directory under the processor used, by the names of towers.out and towers,log which contain the instructions and the log of the command respectively. The output of the above command is the number of cycles (mcycle) and the number of instructions (minstret) as shown below.

Proceedizes6581886:-/chipyard/sims/verilator# make CONFIG-SodorlStageConfig run-binary BINARY=/root/\$[BMARKS]/towers.riscv Running with RISCV=/root/chipyard/sims/verilator/simulator-chipyard-SodorlStageConfig +permissive +dramsim +dramsim ini_dir=/root/chipyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/riscv-baneks/towers.riscv </dev/null 2> \sqstyle=dams / root/chipyard/sims/verilator/sims/verilator/output/chipyard.TestHarness.SodorlStageConfig/towers.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.SodorlStageConfig/towers.log)
mayolc = 6166
minstret = 61/2
[URART] UARTO is here (stdin/stdout).
root@21295631886:-/chipyard/sims/verilator#

Running command to use 2 stage processor:

make CONFIG=Sodor2StageConfig run-binary BINARY=/root/\${BMARKS}/towers.riscv

Running command to use 3 stage processor:

make CONFIG=Sodor3StageConfig run-binary BINARY=/root/\${BMARKS}/towers.riscv

Running command to use 5 stage processor:

make CONFIG=Sodor5StageConfig run-binary BINARY=/root/\${BMARKS}/towers.riscv

```
Proct@21295631886-/chipyard/sims/verilator# make CONFIG=SodorlstageConfig run-binary BINARY=/root/$[BMARKS]/towers.riscv root@21295631886-/chipyard/sims/verilator# make CONFIG=SodorlstageConfig run-binary BINARY=/root/$[BMARKS]/towers.riscv root@21295631886-/chipyard/sims/verilator/simmlator-chipyard-SodorlstageConfig +permissive +dramsim +dramsim ini dir=/root/chipyard/sims/resources/dramsim2 ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/testchippi/src/main/resources/dramsim2 ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/testchipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard.festHarness.SodorlstageConfig/towers.log)

Williams in the control of the c
```

[UART] UARTO is here (stdin/stdout).
root@c21295631886:~/chipyard/sims/verilator#

Running command to use UCode processor:

make CONFIG=SodorUCodeeConfig run-binary BINARY=/root/\${BMARKS}/towers.riscv

```
Running with RISCV-/root/chipyard/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/sims/verilator/si
```

Using Another benchmark dhrystone.riscv

Running command to use 1 stage processor:

make CONFIG=Sodor1StageConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv

Running command to use 2 stage processor:

make CONFIG=Sodor2StageConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv

```
# route/2129581886-/nnpyand/sms/verilotor

(set -o pipefail && /root/chipyard/sims/verilator/simulator-chipyard-Sodor5StageConfig +permissive +dramsim +dramsim ini dir=/root/chipyard/generators/testchipip/src/main/resources/dramsim2 ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/r iscv-sodor/riscv-bmarks/towers.riscv </dev/null 2> >(splke-dasm > /root/chipyard/sims/verilator/output/chipyard/TestHarness.Sodor5Stage

Config/towers.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor5StageConfig/towers.log)
                                                  = 7000
   minstret = 6172
[UART0 is here (stdin/stdout).
root8c21295631886:-/chipyard/sims/verilator# make CONFIG=SodorUCodeConfig run-binary BINARY=/root/${BMARKS}/towers.riscv
Running with RISCV=/root/chipyard/riscv-tools-install
mkdir -p /root/chipyard/sims/verilator/ohtput/chipyard.TestHarness.SodorUCodeConfig
(set -o pipefail && /root/chipyard/sims/verilator/simulator-chipyard-SodorUCodeConfig +permissive +dramsim +dramsim_ini_dir=/root/chip
yard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/ri
scv-sodor/riscv-bmarks/towers.riscv </dev/null 2> \spike-dasm > /root/chipyard/sims/verilator/output/chipyard.TestHarness.SodorUCodeConfig/towers.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.SodorUCodeConfig/towers.log)
mcvele = 45051
        mcycle = 45051
minstret = 6172
mcycle = 45051
minstret = 6172
[UART] UARTO is here (stdin/stdout).
root@c21295631886:~/chipyard/sims/verilator# make CONFIG=Sodor1StageConfig run-binary BINARY=/root/${BMARKS}/dhrystone.riscv
Running with RISCV=/root/chipyard/sims/verilator/simulator-chipyard-Sodor1StageConfig +permissive +dramsim +dramsim_ini_dir=/root/chi
pyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/r
iscv-sodor/riscv-bmarks/dhrystone.riscv </dev/null 2> <gsike-dasm > /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor1St
ageConfig/dhrystone.out) | tee /root/chipyard/sims/verilator/simulator-chipyard-sodor2StageConfig run-binary BINARY=/root/${BMARKS}/dhrystone.riscv
Running with RISCV=/root/chipyard/sims/verilator/simulator-chipyard-Sodor2StageConfig +permissive +dramsim +dramsim_ini_dir=/root/chi
pyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/r
iscv-sodor/riscv-barks/dhrystone.riscv /dev/null 2> <gsike-dasm /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor2St
ageConfig/dhrystone.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor2St
ageConfig/dhrystone.o
           Dhrystones per Second:
ncycle = 257527
ninstret = 224530
      [UART] UART0 is here (stdin/stdout).
root@c21295631886:~/chipyard/sims/verilator#
```

Running command to use 3 stage processor:

make CONFIG=Sodor3StageConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv

```
yard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/ri ^scv-sodor/riscv-bmarks/towers.riscv </dev/null 2>>(splke-dasm > /root/chipyard/sims/verilator/output/chipyard.TestHarness.SodorUCodeConfig/towers.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.SodorUCodeConfig/towers.log)
        mcvcle = 45051
        minstret = 6172
   minstret = 6172
[URAT] UARTO is here (stdin/stdout).
root@c2129563186s:-/chipyard/sims/verilator# make CONFIG=Sodor1StageConfig run-binary BINARY=/root/${BMARKS}}/dhrystone.riscv
Running with RISCV=/root/chipyard/riscv-tools-install
(set -o pipefail && /root/chipyard/sims/verilator/simulator-chipyard-Sodor1StageConfig +permissive +dramsim +dramsim_ini_dir=/root/chi
pyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000 +verbose +permissive-off /root/chipyard/generators/r
iscv-sodor/riscv-bmarks/dhrystone.riscv /dev/null 2> >(spike-dasm > /root/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor1StageConfig/dhrystone.log)
Microseconds for one run through Dhrystone: 49
Dhrystones per Second: 2227
mcycle = 224524
minstret = 224530
[URAT] URATO is here (stdin/stdout).
root@c21295631886:-/chipyard/sims/verilator# make CONFIG=Sodor2StageConfig run-binary BINARY=/root/${BMARKS}}/dhrystone.riscv
Running with RISCV=/root/chipyard/riscv-tools-install
(set -o pipefail && /root/chipyard/sims/verilator/simulator-chipyard-Sodor2StageConfig +permissive +dramsim +dramsim_ini_dir=/root/chi
pyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=1000000 +verbose +permissive-off /root/chipyard/generators/r
iscv-sodor/riscv-bmarks/dhrystone.riscv </dev/null 2> >(spike-dasm > /root/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verolog/
Microseconds for one run through Dhrystone: 515

**Phyristory are Scood**
**Phyristory are
          [UART] UARTO is here (stdin/stdout).
        ageConfig/dhrystone.out) | tee /root/chipyard/s: Microseconds for one run through Dhrystone: 515
AgeConly Gunly Gun
                ngeconfig/dhrystone.out) | tee /root/chipyard/sir
dicroseconds for one run through Dhrystone: 655
hrystones per Second: 1526
cycle = 327533
instret = 224530
        [UART] UARTO is here (stdin/stdout).
root@c21295631886:~/chipyard/sims/verilator#
```

Running command to use 5-stage processor:

make CONFIG=Sodor5StageConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv

```
### Second Secon
```

Running command to use UCode processor:

make CONFIG=SodorUCodeConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv


```
### Posterior Notice - Comparison Member - Comparison Member - Comparison Microseconds for one run through Dhrystone: 515
Dhrystones per Second: 1941
mcycle = 257527
minstret = 224530
[UART] UARTO is here (stdin/stdout).
rocete2.12956511886:-/chipyard/sims/verilator/# make CONFIG=Sodor3StageConfig run-binary BINARY=/root/$[BMARKS]/dhrystone.riscv running with RISCV=/root/chipyard/sims/verilator/# make CONFIG=Sodor3StageConfig - permissive + dramsim + dramsim ini dir=/root/chipyard/generators/rstathipip/src/main/resources/dramsim2_ini max-cycles=10000000 verbose-permissive-off /root/chipyard/generators/rstathipip/src/main/resources/dramsim2_ini-max-cycles=10000000 verbose-permissive-off /root/chipyard/generators/rstathipip/src/main/resources/dramsim2_ini-max-cycles=10000000 verbose-permissive-off /root/chipyard/generators/rstathipip/src/main/resources/dramsim2_ini-max-cycles=10000000 verbose-permissive-off /root/chipyard/sims/verlator/output/chipyard.restdiarness.Sodor3StageConfig/dhrystone.out) | tee /root/chipyard/sims/verlator/output/chipyard.restdiarness.Sodor3StageConfig/dhrystone.out) | tee /root/chipyard/sims/verlator/output/chipyard.restdiarness.Sodor3StageConfig/dhrystone.out) | tee /root/chipyard/sims/verlator/output/chipyard.restdiarness.Sodor3StageConfig/dhrystone.riscv / developed-permissive-permissive-off /root/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/sims/verlator/output/chipyard/s
```

After running the commands the output is summarized in the below-given table.


The given table summarises and compares the output which is the number of cycles and instructions count run on two different benchmarks application using the different stages of a processor. Also, graphs are drawn to easily visualize the comparison of different stages on the benchmark application.

S. No.	Stages used for Running	Benchmarl	« Code towers	Benchmark Code dhrystone		
		cycles(m)	instructions(m)	cycles(m)	instructions(m)	
1.	1 Stage	6166	6172	224524	224530	
2.	2 Stage	6582	6172	257527	224530	
3.	3 Stage	7414	6172	327533	224530	
4.	5 Stage	7000	6172	294534	224530	

Benchmark Code towers/cycles(m) vs. Stages used for Running



Benchmark Code dhrystone/cycles(m) vs. Stages used for Running



By viewing the graphs we make some observations: The number of cycles for both the benchmark application increases till 3 stage and then decreases as stages increase to 5. All of these outputs are provided in the zip file under **part3**.

4. Tracing different instruction mixes for different processor stages and benchmark applications: For this number of stages is fixed to 3 that is Sodor3StageConfig is used and the benchmarks used are dhrystone.riscv, median.riscv, multiply.riscv, qsort.riscv, towers.riscv, and vvadd.riscv.

The command used is the same as above to create the .out and .log files which is make CONFIG=Sodor3StageConfig run-binary BINARY=/root/\${BMARKS}/dhrystone.riscv after running the command there would be files created in output/chipyard.TestHarness.Sodor3StageConfig and we can use the tracer.py file which is in chipyard/generators/rsicv-sodor/scripts/ and which is used to give the output in a much more understandable form that is it gives the different instruction count with CPI, IPC, etc.

The folder output/chipyard.TestHarness.Sodor3StageConfig and output files.

The output of towers.out using the command cat towers.out. The file towers.out contain the cycles and the respective instruction run in those cycles. This is very hard to read and thus the script tracer.py is used to get a better readable output.

Using less output/chipyard.TestHarness.Sodor3StageConfig/towers.out

₽ root@c21295	i631886: ~/chipyard/s	sims/v	verilator/output/chipyard.Te	stHame	ss.Sodor3StageConfig							- 0	×
Cyc=	25817 [1	.] r	pc=[80001a90]	W[r	0=80001a94][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[0000006f]		j	pc +	0x0	^
Cyc=	25818 [0)] r	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro													
Cyc=	25819 [0)] r	oc=[80001a90]	W[r	0=80001a98][0]	Op1=[r31][fffff000]	Op2=[r31][80001a98]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=	25820 [0)] r	pc=[80001a90]	W[r	0=80001a90][0]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=							Op2=[r 0][00000000]			j	pc +		
Cyc=	25822 [0)] F	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro													
CAC=	25823 [0)] r	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r31][fffff000]	Op2=[r31][80001a98]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=	25824 [0)] [pc=[80001a90]	W[r	0=80001a90][0]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
CAC=							Op2=[r 0][00000000]			j	pc +		
Cyc=	25826 [0)]	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro													
CAC=	25827 [0)] r	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r31][fffff000]	Op2=[r31][80001a98]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=	25828 [0)]	pc=[80001a90]	W[r	0=80001a90][0]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
CAC=							Op2=[r 0][00000000]			j	pc +		
Cyc=	25830 [0)]	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro													
Cyc=	25831 [0)]	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r31][fffff000]	Op2=[r31][80001a98]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=	25832 [0)] E	pc=[80001a90]	Wlr	0=80001a90][0]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=							Op2=[r 0][00000000]			j	pc +		
Cyc=	25834 [0)] F	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro									_				
Cyc=	25835 [0)]	pc=[80001a90]	W[r	0=80001a98][0]	Op1=[r31][fffff000]	Op2=[r31][80001a98]	inst=[00004033]	J	xor	zero,	zero,	ze
ro						- 4 5 03 5000000000			_				
Cyc=	25836 [0)] E	pc=[80001a90]	W[r	0=80001a90][0]	Op1=[r 0][000000000]	Op2=[r 0][00000000]	inst=[00004033]	J	xor	zero,	zero,	ze
ro													
Cyc=							Op2=[r 0][00000000]			j	pc +		
CAC=	25838 [0)] F	pc=[80001a90]	W[r	U=8UUU1a98][0]	Op1=[r 0][00001000]	Op2=[r 0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro				4005									
			eted after 11				a 1 2au a 5: # ■						
root@c21	295631886:	~/(cnipyard/sims,	/ver	11ator/output/c	nipyard.TestHarness.	Sodor3StageConfig#						~

Running the script tracer.py using the command ../../generators/riscv-sodor/scripts/tracer.py output/chipyard.TestHarness.Sodor3StageConfig/dhrystone.out And similarly using other benchmarks.

Similarly for other benchmarks.

```
### Properties - Comparison (Comparison of Comparison of C
```

Stats:


```
# Record # Procedes | Procedes |
```

```
{\tt root@c21295631886:} {\tt ~/chipyard/sims/verilator\# ../../generators/riscv-sodor/scripts/tracer.py output/chipyard.{\tt TestHarness.Sodor3StageConfig/towers.out}
Stats:
CPI
                 : 1.362
: 0.734
: 25533
Cvcles
Instructions: 18748
Bubbles
Instruction Breakdown:
% Arithmetic : 42.671 %
% Ld/St : 41.892 %
% Branch/Jump : 14.690 %
% Misc. : 0.747 %
root@c21295631886;~/chipyard/sims/verilator# ../../generators/riscv-sodor/scripts/tracer.py output/chipyard.TestHarness.Sodor3StageConf
Stats:
CPI
IPC
Cycles
CPI : 1.516
IPC : 0.660
Cycles : 18411
Instructions : 12143
Bubbles
Instruction Breakdown:
% Arithmetic : 47.616 % % Ld/St : 29.227 % % Branch/Jump : 22.004 % % Misc. : 1.153 %
root@c21295631886:~/chipyard/sims/verilator#
```


Finally, after running all the benchmarks for 3 stage processor the below table is created to summarise and compare the results of **tracer.py** for the different benchmarks. There are also graphs for different benchmark applications for a single instruction type and also the complete graph of all the instruction types with all benchmarks.

S.No.	Benchmark Code	Arithmetic Instruction(%)	Load/Store Instruction(%)	Branch/Jump Instruction(%)	Miscellaneous Instruction(%)
1.	dhrystone	40.567	35.166	23.719	0.547
2.	median	32.537	31.242	35.370	0.851
3.	multiply	63.879	4.153	31.615	0.352
4.	qsort	38.436	31.407	29.834	0.323
5.	rsort	59.668	34.842	4.335	1.155
6.	towers	42.671	41.892	14.690	0.747
7.	vvadd	47.616	29.227	22.004	1.153


Arithmetic Instruction(%) vs. Benchmark Code




Load/Store Instruction(%) vs. Benchmark Code



Branch/Jump Instruction(%) vs. Benchmark Code



Miscellaneous Instruction(%) vs. Benchmark Code



Arithmetic Instruction(%), Load/Store Instruction(%), Branch/Jump Instruction(%) and Miscellaneous Instruction(%)



From the graphs we can make some observations:

- Multiply has the highest arithmetic intensity with the lowest load/store and miscellaneous.
- The **second highest arithmetic intensity is in rsort** with the lowest branch and jumps instructions
- The towers has the highest memory load and store. Thus it is mostly memory bound.
- In the case of branch and jump, the median has the highest intensity.

5. CPI Analysis using Five stage processor: For this analysis, we need to go to the directory **chipyard/generators/riscv-sodor/src/main/scala/rv32_5stage** in this directory there is a file **consts.scala**.

We can view the contents of **consts.scala** using the command **cat consts.scala**. Inside the file **USE_FULL_BYPASSING** which is currently set to **true**, set this variable to **false** to use the 5 stage without full bypassing.

First, we run the benchmarks and get their instruction distribution on USE_FULL_BYPASSING =true


```
Procession Size Autority Content of the Configency of the Configen
      riscv-sodor/riscv-bmarks/median.riscv </dev/nu.ecConfig/median.out) | tee /root/chipyard/sims/vmcycle = 6369
minstret = 4155
[UART0 is here (stdin/stdout).
root@a0a0533e3405:~/chipyard/sims/verilator#
root@a0a0533e3405:~/chipyard/sims/verilator#
        Proot@a0a0533e3405: ~/chip
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0
      #minstret = 224530
[UART] UARTO is here (stdin/stdout).
root@a0a0533e3405:r/chipyard/sims/verilator# make CONFIG=Sodor5StageConfig run-binary BINARY=/root/${BMARKS}}/median.riscv
Running with RISCV=/root/chipyard/riscv-tools-install
(set -o pipefail && /root/chipyard/sims/verilator/simulator-chipyard-Sodor5StageConfig +permissive +dramsim +dramsim ini_dir=/root/chi
pyard/generators/testchipp/src/main/resources/dramsim2_ini +max-cycles=1000000 +verbose +permissive-off /root//chipyard/generators/
riscv-sodor/riscv-bmarks/median.riscv </dev/null 2> <(spike-dasm > /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor5StageConfig/median.out) | tee /root/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor5StageConfig/median.log)
mcvcle = 6369
  riscv-sodor/riscv-bmarks/median.riscv </dev/null 2> (spike-dasm > /root/chipyard/sims/verilator/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/sims/output/chipyard/si
           mcycle = 182392
minstret = 171134
           [UART] UARTO is here (stdin/stdout).
root@a0a0533e3405:~/chipyard/sims/verilator#
```

Then check the instruction distribution using tracer.py.

```
### Contends to the Historian distribution and part of the content of the content
```

Results are summarised in table and bar chart given below:

S.No.	Benchmark Code	Arithmetic Instruction(%)	Load/Store Instruction(%)	Branch/Jump Instruction(%)	Miscellaneous Instruction(%)
1.	dhrystone	40.503	35.199	23.725	0.546
2.	median	32.471	31.387	35.293	0.848
3.	multiply	63.801	4.227	31.620	0.352
4.	qsort	38.448	31.404	29.826	0.323
5.	rsort	59.664	34.840	4.341	1.155
6.	towers	42.544	41.935	14.780	0.742
7.	vvadd	47.535	29.397	21.293	1.145



After, we set USE FULL BYPASSING = false.

```
- o ×
// Christopher Celio
// 2011 Feb 1
package sodor.stage5
package constants
import chisel3._
import chisel3.util.
trait SodorProcConstants
    //************************/
// Machine Parameters
val USE_FULL_BYPASSING = false // turn on full bypassing (only stalls
// on load-use). Otherwise rely
// entirely on interlocking to handle
// pipeline hazards.
trait ScalarOpConstants
    //************
    // Control Signals
val Y = true.B
val N = false.B
    // PC Select Signal
   val PC 4 = 0.asUInt(2.W) // PC + 4
val PC_BRJMP = 1.asUInt(2.W) // brjmp_target
val PC_JALR = 2.asUInt(2.W) // jump_reg_target
```

Running towers.riscv benchmark and vvadd.riscv benchmark.

```
Proot@903332e32e5f: ~/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor5StageConfig
                                                                                                                                                                                                                                                               0
| Total Part | Tot
Listening on port
                            0 [0] pc=[00000000] W[r 0=00000000][0] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                               xor
                                                                                                                                                                                                                                                zero, zero, ze
                           1 [0] pc=[00000000] W[r 0=00000000][0] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
Cyc=
                                                                                                                                                                                                                               xor
                                                                                                                                                                                                                                               zero, zero, ze
Cyc=
ro
Cyc=
                           2 [0] pc=[00000000] W[r 0=00000000][0] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                                                zero, zero, ze
                           3 [0] pc=[00000000] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
 ro
Cyc=
                           4 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                                                zero, zero, ze
                                                                                                                                                                                                                                xor
                           5 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
Сус=
                                                                                                                                                                                                                               xor
                                                                                                                                                                                                                                               zero, zero, ze
                           6 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
Cvc=
                                                                                                                                                                                                                               xor
                                                                                                                                                                                                                                               zero, zero, ze
                           7 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                                                zero, zero, ze
                           8 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
Cyc=
                           9 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                                               zero, zero, ze
                                                                                                                                                                                                                                xor
                          10 [0] pc=[00010040] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
Cyc=
ro
                                                                                                                                                                                                                                xor
                                                                                                                                                                                                                                                zero, zero, ze
Cyc=
Cyc=
ro
Cyc=
ro
Cyc=
                          a0, 0x0
                                                                                                                                                                                                                                                zero, zero, ze
                          13 [0] pc=[00010044] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                                xor
                                                                                                                                                                                                                                                zero, zero, ze
                          14 \ [0] \ pc=[00010044] \ W[r \ 0=00000000][1] \ op1=[r \ 0][00000000] \ op2=[r \ 0][00000000] \ inst=[00004033]
                                                                                                                                                                                                                                xor
ro
Cyc=
                          15 [0] pc=[00010044] W[r 0=00000000][1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                               xor
                                                                                                                                                                                                                                               zero, zero, ze
                                                                                                                                                                                                                                                zero, zero, ze
                          16 [0] pc=[00010044] W[r 0=000000001[1] Op1=[r 0][00000000] Op2=[r 0][00000000] inst=[00004033]
                                                                                                                                                                                                                               xor
```

₽ root@90333	2e32e5f: ~/chipyard/sims/verilator						- o ×
Cyc=	541612 [0] pc=[00010008]	W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	B xor	zero, zero, ze ^
ro							
CAC=	541613 [0] pc=[00010008]	W[r 0=000000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro	541614 [1] pc=[00010008]	1 mr = 0-00000001101	0-1-[-1010000000000	02-1-011000000001	4mat=[00050463]	hoom	a0, pc + 8
Cyc= Cyc=	541615 [0] pc=[00010006]					beqz xor	zero, zero, ze
ro	541015 [0] pc-[00010000]	, w(I 0-00000000) [0]	Op1-[1 0][000000000]	Op2-[1 0][00000000]	11150-[00001055]	AUL	2010, 2010, 20
Cyc=	541616 [0] pc=[0001000c]	W[r 0=000000001[1]	00000000110 1=1a0	Op2=[r 0][000000000]	inst=[000040331	xor	zero, zero, ze
ro				-1-1-1-1			,,
Cyc=	541617 [0] pc=[00010010]	W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
Cyc=	541618 [0] pc=[00010010]	W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
CAC=	541619 [0] pc=[00010010]	W[r 0=000000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro	541500 501 500010010						
Cyc=	541620 [0] pc=[00010010]] W[r 0=00000000][1]	Op1=[r 0][000000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro Cyc=	541621 [0] pc=[00010010]	. M.L. 0-000000001111	10000000110 -1-1-00	000000000000000000000000000000000000000	ingt=[00004022]	xor	zero, zero, ze
ro	341621 [0] pc=[00010010]	W[I 0=00000000][I]	Op1=[1 0][000000000]	Op2=[1 0][00000000]	11150-[00004033]	AOI	ze10, ze10, ze
Cyc=	541622 [0] pc=[00010010]	Wir 0=0000000001111	100000000110 rl=fr0	Op2=[r 01[000000001	inst=[00004033]	xor	zero, zero, ze
ro	0110E2 (0) po (00010010)	,(1 0 00000000) (1)	op1 (1 o)(00000000)	opr (1 0)(00000000)	11100 (00001000)		2010, 2010, 20
Cyc=	541623 [0] pc=[00010010]	W[r 0=00000000][1]	Op1=[r 0][000000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro				*			
Cyc=	541624 [0] pc=[00010010]	W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
CAC=	541625 [0] pc=[00010010]] W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
Cyc=	541626 [0] pc=[00010010]] W[r 0=000000000][1]	Op1=[r 0][000000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro Cyc=	541627 [0] pc=[00010010]	MI ~ 0-000000001111	100000000110 21-120	023-12 0110000000001	inat-[000040331		TONG TONG TO
ro	541627 [0] pc-[00010010]	W[I 0-00000000][I]	Op1-[1 0][00000000]	Op2-[1 0][00000000]	11150-[00004033]	xor	zero, zero, ze
Cyc=	541628 [0] pc=[00010010]	Wir 0=00000000111	100000000110 ml=1m0	On2=[r 0][000000001	inst=[00004033]	xor	zero, zero, ze
ro	0.11020 [0] po [00010010]	,[1 0 00000000][1]	op1 (1 0) (00000000)	opr (1 0)(00000000)	11100 [00001000]		Ecro, Ecro, Ec
Cyc=	541629 [0] pc=[00010010]	W[r 0=00000000][1]	Op1=[r 0][000000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
Cyc=	541630 [1] pc=[00010010]	W[r12=02000004][1]	Op1=[r11][02000000]	Op2=[r 4][00000004]	inst=[00458613]	addi	a2, a1, 4
Cyc=	541631 [0] pc=[00010014]	W[r 0=00000000][1]	Op1=[r 0][00000000]	Op2=[r 0][00000000]	inst=[00004033]	xor	zero, zero, ze
ro							
Cyc=	541632 [0] pc=[00010014]						
root@903	3332e32e5f:~/chipyard/sims	s/verilator/output/o	cnipyard.TestHarness.	sodor5StageConfig# 1	S		~

	Proot@903332e32e5t/chipyard/sims/verilator/output/chipyard.TestHarness.Sodor5StageConfig vvadd.ot: No such file or directory						-	- 0	×						
					ilator/output/c	nipvard	.TestHarness.	Sodor58	tageConfig# 1	ess vvadd.out					^
СУС=	268	[1]	pc=[0001006c]	W[r	0=000000000][0]	Op1=[r	0][00000000]	Op2=[r	5][000000000]	inst=[10500073]		wfi			
Cyc=	269	[0]	pc=[00010070]	W[r	0=000000000][1]	Op1=[r	0][000000000]	Op2=[r	0][000000000]	inst=[00004033]		xor	zero,	zero,	ze
ro Cyc=	270	101	nc=[000100701	Wilm	0=000000001111	0n1=[r	. 011000000001	0n2=[r	01.0000000001	inst=[00004033]		xor	zero	zero,	70
ro	270	[0]	pc-[00010070]	[_	0-000000001[1]	Opi-(i	0][00000000]	Op2-[1	0][00000000]	11150-[00001055]		AUL	2010,	2010,	20
Cyc=	271	[0]	pc=[00010070]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro	070			T/T F	0-000000001111	0-1-1-	011000000001	0-0-1-	01.0000000001	:t-[000040331					
Cyc= ro	212	[0]	pc=[00010070]	wir	0=000000000[[1]	Opi=[r	0][000000000]	Opz=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
Cyc=	273	[0]	pc=[00010070]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][000000000]	inst=[00004033]		xor	zero,	zero,	ze
ro	0.71							- 0 -			_				
Cyc= ro	2/4	[0]	pc=[00010070]	Wlr	0=000000000][1]	Op1=[r	0][000000000]	Op2=[r	0][000000000]	inst=[00004033]	В	xor	zero,	zero,	ze
СУС=	275	[0]	pc=[00010070]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro Cyc=	276	F1.1	pc=[000100701	Wife	0-000100741[11	0n1=[r	311[000000001	On2=[r	291[fffffffc1	inst=[ffdff06f]		i	pc -	0.24	
Cyc=										inst=[00004033]		xor	-	zero,	ze
ro			_			_									
Cyc=	278	[0]	pc=[00010074]	W[r	0=000000000][1]	Op1=[r	0][000000000]	Op2=[r	0][000000000]	inst=[00004033]		xor	zero,	zero,	ze
ro Cyc=	279	101	nc=[0001006c1	Wir	0=000000001111	0n1=[r	0110000000001	0n2=[r	01.0000000001	inst=[00004033]		xor	zero.	zero,	7.0
ro	2,75	[•]	po (00010000)		0 000000001[2]	opr (r	0,[0000000]	ope (r	0,[0000000]	21100 [00001000]			2020,	2020,	50
Cyc=	280	[0]	pc=[0001006c]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro Cyc=	281	101	pc=[0001006c]	Wir	0=000000001111	0n1=[r	0110000000001	0p2=[r	01.0000000001	inst=[00004033]		xor	zero.	zero,	ze.
ro	501	[0]	po (0001000)		0 00000000,(2)	opr (r	0,[0000000]	ope (r	0,,,00000000,	11100 (00001000)			5010,	2020,	
Cyc=	282	[0]	pc=[0001006c]	W[r	0=000000000][1]	Op1=[r	0][000000000]	Op2=[r	0][000000000]	inst=[00004033]		xor	zero,	zero,	ze
ro Cyc=	283	101	pc=[0001006c]	Wir	0=000000001 [1]	0n1=[r	01.0000000001	On2=[r	01.0000000001	inst=[00004033]		xor	zero.	zero,	78
ro	203	[0]	pc-[0001000c]	WIL	0-000000001[1]	Opi-[i	0][00000000]	Opz-[I	0][00000000]	11130-[00004033]		AUL	2010,	2010,	20
Cyc=	284	[0]	pc=[0001006c]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro	205			TAT F and	0-000000001111	Om 1 — [m	011000000001	0-2-[-	01.000000001	inat-[00004033]					
Cyc= ro	200	[0]	bc-[0001006c]	wit	0-000000001[1]	Opi-[i	0][00000000]	Opz-[1	0][000000000]	inst=[00004033]		xor	zero,	zero,	ze
Cyc=	286	[0]	pc=[0001006c]	W[r	0=00000000][1]	Op1=[r	0][00000000]	Op2=[r	0][00000000]	inst=[00004033]		xor	zero,	zero,	ze
ro				***											
Cyc= ro	287	[0]	pc=[0001006c]	wlr	0=00000000][1]	Opi=[r	01[00000000]	Op2=[r	01[00000000]	inst=[00004033]		xor	zero,	zero,	ze 📰
20															~

```
### Provided Comparison of the Comparison of the
```

The CPI and instruction mix are provided in **part5.txt** files and also summarised in the above table. The CPI observed was very much expected with 5 Stage processor.

As we can see that using **interlocking instead of bypassing**, the instruction count increases to a high extent and thus it would not be useful to use interlocking. The tracer.py file was also not able to provide the output.

Part 6: Design your own 5 Stage Processor

In this we need to modify the tracer.py to not use the li instruction for loading.

First, the Benchmarks were run on 1 stage with the original tracer.py.

```
# coststatements - comparison/eministre 20902

minstret = 20905

minstret = 20902

[UART] UARTO is here (stdin/stdout).

root8551ea79e6215:-/chipyard/sims/verilator* make CONFIG=SodorlStageConfig run-binary BINARY=/root/chipyard/$[BMARKS]/qsort.riscv Running with RISCV=/root/chipyard/sims/verilator*/simulator-chipyard-SodorlStageConfig +permissive +dramsim +dramsmin_ini_dir=/root/chipyard/sims/verilator*/simulator-chipyard-SodorlStageConfig +permissive-off /root/chipyard/gneerators/testchippi/src/main/resources/dramsim2_ini_+max-cycles=1000000 +verbose +permissive-off /root/chipyard/jseretators/testchippi/src/main/resources/dramsim2_ini_+max-cycles=1000000 +verbose +permissive-off /root/chipyard/gneerators/riscv-sodor/riscv-bmarks/qsort.riscv </dev/null 2> (spike-dasm > /root/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/output/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyard/sims/verilator/chipyar
```

Running tracer.py.

```
0
 % Arithmetic : 59.575 % % Ld/St : 34.872 %
   Branch/Jump : 4.401 %
Misc. : 1.152 %
 root@55lea79e6215:~/chipyard/sims/verilator# ../../qenerators/riscv-sodor/scripts/tracer.py output/chipyard.TestHarness.SodorlStageConf
Stats:
 IPC
Cycles
 Instructions: 19592
Bubbles
 Instruction Breakdown:
 ** Arithmetic : 41.716  
** Ld/St : 42.180  
** Branch/Jump : 15.389  
** Misc. : 0.715  
**
 root@551ea79e6215:~/chipyard/sims/verilator# ../../generators/riscv-sodor/scripts/tracer.py output/chipyard.TestHarness.Sodor1StageConf
 ig/vvadd.out
Stats:
CPI : 1.000
IPC : 1.000
Cycles : 12946
Instructions : 12947
Bubbles : 0
 Instruction Breakdown:
   Arithmetic : 45.887 %
Ld/St : 30.548 %
Branch/Jump : 22.484 %
Misc. : 1.081 %
 % Ld/St
 % Misc.
 root@551ea79e6215:~/chipyard/sims/verilator#
```


Now Modifying the scripts to see what changes are there in instruction count when we modify the processor so that no immediate load and store instruction can work. For this modification, we have not calculated the instructions that are immediate load and stores.

Running Modified script

The given below tables summarises the result.

S. No.	Benchmark Code	Arithmetic Instruction (%)	Arithmetic Instruction Without Immediate (%)	Difference between percentages (%)	Total No. of Instructions	No. of Instructions that are immediate		
1.	dhrystone	40.381	39.523	0.858	224530	192646		
2.	median	31.843	31.581	0.262	4155	1088		
3.	multiply	63.157	63.044	0.113	20902	2361		
4.	qsort	38.379	38.349	0.03	123509	3705		
5.	rsort	59.575	59.556	0.019	171134	3251		
6.	towers	41.716	41.486	0.23	6172	1419		
7.	vvadd	45.887	45.540	0.347	2418	839		

Total No. of Instructions that are immediate



All the files are provided in zip. The file includes **part6.txt** which contains the output of the commands and instructions which contain modified code for the instructions which are not using load and stores using immediate.

Load and store using immediate are calculated under arithmetic and when we remove them the no. of arithmetic instructions decreases refer the columns 2 and 3 of the above table. But at the same time load and store increase.

As we can see if we do not use the immediate then the number of arithmetic instructions decreases but at the same time the load and store would increase that does not use immediate the number by which load increases are given in the table above the last column, now since the time for load is much higher than arithmetic since it uses all stages, it would be better to use the previous design.

But in case the time taken for load is reduced by some means then the new design can also be used.