EE3235 Analog Integrated Circuit Analysis and Design I

電機 23

Homework 3 Cascade Amplifier

Due date: 2021.11.10 (Wed.) 13:20 (upload to eeclass system)

Suppose V_{DD}=1.8V, temperature=25°C, TT corner in this homework.

Please note that:

- 1. No delay allowed.
- 2. Please hand in your report using eeclass system.
- Please generate your report with pdf format, name your report as HWX_studentID_name.pdf.
- 4. Please hand in the spice code file (.sp) for each work. Do not include output file.
- Please print waveform with white background, and make sure the X, and Y labels are clear.
- Please do not zip your report.

Part I – Cascode Amplifier

(a) Design Process

The common source cascode amplifier is strongly dominated by the output resistance of the PMOS and NMOS, since the gain can be approximated by $A_v = -g_{m,n}$ ($r_{o1} || r_{o2}$). The output resistance is calculated by $r_o = \frac{1}{\lambda I_D}$. From the 2 above formula, there are 2 approaches to acquire high gain, the first is to boost up the transconductance of the NMOS, but raising up the transconductance makes the drain current larger which inversely drops the output resistance lower. This leads to the second approach, use larger channel length, which diminishes the channel length modulation effect on the transistor. This will increase the output resistance when the transistors are in saturation region. A tradeoff between device size and gain can be observed from here.

From above I start from using $1\mu m$ as channel length. Courses from microelectronics reminds me that the mobility of electron is about twice larger than hole, I then set the W/L of PMOS to 2 and W/L of NMOS, and sweeps for the V_{in} and V_{b1} relation for given V_{b1} when V_{out} is at 0.5V. I then also reversed the ratio of NMOS and PMOS to observe if higher gain can be achieved, with surprising result, it actually does. With some few trials of increasing channel length and the fixed ratio relation

$$(\frac{W}{L_{NMOS}}: \frac{W}{L_{PMOS}} = 2:1)$$
, I achieved the SPEC goals by setting $\frac{W}{L_{NMOS}} = \frac{3.82 \mu m}{1.91 \mu m} \frac{W}{L_{PMOS}} =$

 $\frac{1.91\mu m}{1.91\mu m}$ and $V_{in} = 0.4V$, $V_{b1} = 1.1 V$. During design, I found out that with small changes on device such as gate voltage or channel width and length can drastically affect the performance.

.tf

.op


```
**** mosfets
          option summary
runlvl = 5 bypass = 2.0000
**info** dc convergence successful at Newton-Raphson method
1***** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) ******
******
                                                                                                        subckt
                                                                                                        element
 .protect
                                                                                                                         0:p_18.1
                                                                                                                                             0:n_18.1
                                                                                                        mode1
                                                                                                                         Saturation
-1.5238u
                                                                                                        region
id
****** operating point information tnom= 25.000 temp= 25.000 ******
****** operating point status is all simulation time is 0.
node =voltage node =voltage node =voltage
                                                                                                                           2.115e-22
165.9053a
                                                                                                           ibs
                                                                                                                                             -170.5694a
400.0000m
                                                                                                           ibd
 +0:vb1
+0:vout
                                                                        = 400.0000m
                                                                                                                           700.0000m
                                                                                                           vgs
                                                                                                           vďs
maximum nodal capacitance= 6.613E-14
                                                                                                          vbs
                                                                                                                         -486.4380m
-206.6975m
-213.5620m
67.2814u
                                                                                                                                               354.6310m
80.2505m
45.3690m
606.2986u
                                                                                                          vth
    nodal
             capacitance table
                                                                                                          vdsat
    node
                     сар
                                node
                                                  cap
                                                                              cap
                                                                                                          vod
                                                                                                          beta
                                                                        = 43.7248f
 +0:vb1
+0:vout
                                               37.7989f 0:vin
66.1338f
                                                                                                                           557.0846m
                                                                                                          gam eff
                                                                                                          gds
**** voltage sources
                                                                                                          gmb
subckt
element 0:vin
volts 400.0000m
current 0.
0.
                                                                                                          cdtot
                                                                                                          catot
                                                                                                          cstot
                                                                                                                             20.8850f
     total voltage source power dissipation=
                                                             2.7428u
                                                                                watts
```

From part (a) with known formula $A_v = -g_{m,NMOS}(r_{o,N} || r_{o,P})$, from above operating point information, transconductance of the NMOS is $g_{m,NMOS} = 27.9754 \,\mu\text{S}$, $r_{o,N} = \frac{1}{g_{ds,NMOS}} = \frac{1}{234.5027 \times 10^{-9}} \,\Omega$,

$$r_{o,P} = \frac{1}{g_{ds,PMOS}} = \frac{1}{25.0682 \times 10^{-9}} \Omega$$

This leads to
$$A_v = -27.9754 \times 10^{-6} \times \left(\frac{1}{234.5027 \times 10^{-9} + 25.0682 \times 10^{-9}}\right) = -107.7756 \, V/V$$

The relative error rate is $\left|\frac{-107.7756+107.774}{107.774}\right| = 1.48 \times 10^{-3}\%$, which is almost identical between simulation value and hand calculate value.



$$\int_{35}^{2} \int_{35}^{2} \int_{35}^{$$

I choose W/L =
$$\frac{1.5 \, \mu m}{0.35 \, \mu m}$$
 and V_{b2} to 1.16 V to achieved the spec

.tf

```
**** small-signal transfer characteristics

v(vout)/vin = 10.2693
input resistance at vin = 9.7378k
output resistance at v(vout) = 65.8648k
```

.op

```
**** resistors
***** option summary
                                                                                                                   subckt
                                                                                                                                0:rd
100.0000k
runlvl = 5 bypass = 2.0000
**info** dc convergence successful at Newton-Raphson method
****** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) *****
run1v1
                                                                                                                                    1.0039
10.0386u
10.0773u
                                                                                                                    v drop
                                                                                                                    current
.protect
****** operating point information thom= 25.000 temp= 25.000 ******

***** operating point status is all simulation time is 0.
                                                                                                                   **** mosfets
                                                 =voltage
                                                                                  =voltage
                                                       1.8000 0:vin
                = 1.1600 0:vdd
= 796.1436m 0:vss
+0:vb2
                                                                                 = 500.0000m
+0:vout
                                                                                                                   subckt
                                                                                                                                0:mn2
0:n_18.1
Saturation
10.0386u
                                                                                                                   element
                                                                                                                   model
maximum nodal capacitance= 4.887E-15
                                                                      on node
                                                                                        0:vin
                                                                                                                    id
                                                                                                                    ibs
ibd
                                                                                                                                  -89.2925a
142.1728a
660.0000m
    nodal capacitance table
                                                                                                                     vgs
vds
    node
                       сар
                                     node
                                                        сар
                                                                      node
                                                                                         cap
                      4.0128f 0:vdd
2.0725f 0:vss
                                                                                                                     vbs
                                                                                        4.8867f
+0:vb2
                                                                   0:vin
                                                                                                                     vth
+0:vout
                                                                                                                     vdsat
                                                                                                                     vod
                                                                                                                    beta
                                                                                                                     gam eff
**** voltage sources
                                                                                                                     am
                                                                                                                    gds
subckt
                             0:vb2 0:vdd
1.1600 1.8000
0. -10.0386u
0. 18.0694u
                                                                                                                    qmb
volts 500.0000m
current 10.0386u
power -5.0193u
                                                              0:vss
0.
-1.2964p
                                                                                                                     cdtot
                                                                                                                     cgtot
                                                                                                                     cbtot
                                                                                                                                  3.1457f
543.6366a
      total voltage source power dissipation=
                                                                    13.0501u
                                                                                           watts
```

From small signal model of common gate amplifier considering body conductance is

 $A_V = \left(g_m + g_{mb} + \frac{1}{r_o}\right)(r_D \mid\mid r_o)$, from above operating point information, $g_m = 134.0318 \times 10^{-6} \text{ S}$

$$g_{mb} = 16.7241 \, imes \, 10^{-6} \, S$$
 , $\frac{1}{r_o} = \, g_{ds} = 5.1838 \, imes 10^{-6} \, S$, $r_o = \frac{1}{5.1838 \, imes 10^{-6}} \, \Omega$

$$A_V = \left(g_m + g_{mb} + \frac{1}{r_o}\right)(r_D \mid\mid r_o) = (155.9497 \times 10^{-6}) \times 65859.6662 = 10.2708 \, V/V$$

The relative error rate is $\left|\frac{10.2708-10.2693}{10.2693}\right| = 0.015\%$, which is almost identical between simulation value and hand calculate value.

$$A_{\mathcal{U}} = \left[\int_{\mathsf{m}} + \int_{\mathsf{mb}} + \frac{1}{r_o} \right] (\gamma_{D} /\!\!/ r_o)$$

$$= \left[|34.0418 \times 10^{-6} + 16.724| \times 10^{-6} + 5.1838 \times 10^{-6} \right]$$

$$\times \left[|00 \times 10^{3}| / \frac{1}{5.1838 \times 10^{-6}} \right]$$

$$= (155.9497 \times 10^{-6}) \times 65859.6662$$

```
(e)
```

```
**** current sources

subckt
element 0:i1
volts 500.3702m
current 10.0000u
power -5.0037u

total current source power dissipation= -5.0037u

**** resistors

subckt
element 0:rd
r value 100 0000k
v drop 1.0000
current 10.0005u
power 10.0010u
```

```
**** mosfets

subckt
element 0:mp1 0:mn1 0:mn2
model 0:p_18.1 0:n_18.1 0:n_18.1
region Saturation Saturation Saturation
id -1.5237u 1.5242u 10.0005u
ibs 2.115e-22 -2.840e-22 -89.3586a
ibd 165.6631a -171.2196a -142.8527a
vgs -700.0000m 400.0000m 659.6298m
vds -1.2996 500.3702m 299.5803m
vbs 0. 0. -500.3702m
vth -486.4380m 354.6215m 566.5581m
vdsat -206.6975m 80.2555m 131.3200m
vod -213.5620m 45.3785m 93.0716m
beta 67.2814u 606.2981u 1.4275m
gam eff 557.0846m 507.4459m 519.9092m
gm 12.3793u 27.9820u 133.8095u
gds 25.0914n 234.4641n 5.1114u
gmb 3.8439u 5.7637u 16.6901u
cdtot 2.1145f 5.3665f 2.0707f
cgtot 23.3469f 43.7262f 4.0115f
cstot 26.9468f 45.4197f 4.8854f
cbtot 10.8526f 20.7142f 3.6976f
cgs 20.8850f 37.1263f 3.1444f
cad 686.3508a 1.3438f 543.4210a
```

```
**** voltage sources

subckt
element 0:vin 0:vb1 0:vb2 0:vdd 0:vss
volts 400.0000m 1.1000 1.1600 1.8000 0.

current 0. 0. 0. -11.5242u -1.3008p
power 0. 0. 0. 20.7436u 0.

total voltage source power dissipation= 20.7436u watts
```

Comment:

(i)

 V_x has slight changes comparing to common source stage (which is 498.4701 mV) and the common gate stage (which is fixed at 0.5V), V_x is biased at 500.3702 mV, which is biased at a neglectable small increase voltage comparing to the 2 previous case.

```
(ii)
```

```
**** small-signal transfer characteristics

v(vout)/vin = -2.7911
input resistance at vin = 1.000e+20
output resistance at v(vout) = 99.9149k
```

Comment:

The gain from the transfer function is -2.7911 V/V, whereas the value acquired from multiplying the gain from individual gain stage is $A_1 \times A_2 = -107.7740 \times 10.2693 = -1106.7635 V/V$

The reason for this significant drop is because simply multiplying both values hasn't taken the effect of the input impedance from the common gate amplifier to the common source amplifier into account.

The gain of common source amplifier should be adjusted from $-g_{m,MN1} \times (r_{o,MN1} \parallel r_{o,MP1})$ into $-g_{m,MN1} \times (r_{o,MN1} \parallel r_{o,MP1} \parallel (\frac{1}{g_{m,MN2}}) \parallel R_{current\ source})$, consider that the current source is ideal, so it's resistance is close to infinite. The gain can be calculated as $A_1 = -27.9820 \times 10^{-6} \times \frac{1}{25.0914 \times 10^{-9} + 234.4641 \times 10^{-9} + 133.8095 \times 10^{-6}} = -0.2087\ V/V$ Then the overall gain should be $A_{V,overall} = -0.2087 \times 10.2693 = 2.1432\ V/V$

The value still varies a bit from the acquired gain, so I decided to probe the gain at Vx.

The value above shows that the gain I calculated was undervalued. With the result from above, $A_{V,overall} = -271.0849 \times 10^{-3} \times 10.2693 = -2.7839 V/V$, which is very close to -2.7911 V/V.

Then I decided to use the input impedance from part (c) (d)


input resistance at vin = 9.7378k to calculate the gain


$$A_{V} = -27.9820 \times 10^{-6} \times \frac{1}{25.0914 \times 10^{-9} + 234.4641 \times 10^{-9} + \frac{1}{9.7376 \times 10^{3}}} \times 10.2693$$

$$= -27.9820 \times 10^{-6} \times 9713.2498 \times 10.2693$$

$$= -2.7912 \text{ Wy} \Rightarrow \text{ which is identical to the simulation}$$

This once again reminds me that when there is voltage difference between source and bulk, I must always taken body conductance into account.







Frequency (Hz)

element	0:mp1	0:mn1	0:mn2
model	0:p_18.1	0:n_18.1	0:n_18.1
gm	12.3793u	27.9820u	133.8095u
gds	25.0914n	234.4641n	5.1114u
gmb	3.8439u	5.7637u	16.6901u
cdtot	2.1145f	5.3665f	2.0707f
cgtot	23.3469f	43.7265	4.0115f
cstot	26.9468f	45.4197f	4.8854f
cbtot	10.8526f	20.7142f	3.6976f
cgs	20.8850f	37.1263f	3.1444f
cgd	686.3508a	1.3438f	543.4210a

maximum n	odal	capacita	nce=	6.61	L3E-	14	on noc	le	0:vss
nodal	сар	acitance 1	table						
node		сар	node	e		сар	node		сар
+0:vb1 +0:vin +0:vx		23.3469f 43.7262f 12.3664f		t		4.0115f 2.0707f			37.7994f 66.1339f





CDB, HN2 + CGD, HN2

The resistance is significant larger, so this is clear to be the dominant. pole $|W_{p}, out| = \frac{1}{R_{D} \times C_{Dtot}, HN2}$ $= \frac{1}{100 \text{ k} \times 2.0707 \text{ f}}$ $= 4827.28 \times 8^{6} (7ad/s)$ = 768.6 MHz

= 9713. 258 Ω

For the pole at U_X , since the drain capacitance of MNI floats from U_{in} to V_X , to avoid the error from miller approximation, I will use $+0:v_X = 12.3664f$

$$| W_{P}, \chi | = \frac{1}{9713.258 \times 12.3664 \times 10^{-15}} = 8.325 \times 10^{9} \text{ rad/s}$$

$$= 1.325 \text{ GHz}$$

Comment:

The dominant pole calculated has a certain amount of difference. Comparing to classmates with the same approach of calculating it, they all have a close hand calculation value compare to the simulation value. I notice that the differences between our design is the size of MN2, my channel length of MN2 is 0.35µm, the neglection of drain-source capacitance will cause larger error because the drain and source are closer in my design, so my speculation would be that the realistic node capacitance would be higher. Without the consideration of drain source capacitance, the equivalence capacitance at node Vout is smaller, which causes the pole to be larger, which corresponds to the larger value I acquired from hand calculation.

The second pole isn't close either, the courses from past weeks have taught us that to get the actual transfer function, the direct analysis using KCL and KVL must be done. But if we are simply looking both poles in terms of order, then it is still a good approximation.

There are more to be observed, I found out that with a smaller size of my channel length of MN2, this causes my dominate pole to be 10 times larger compared to my classmates. Meanwhile, the gain is $1.5 \sim 2$ times smaller compared to my classmates. There is a trade-off between gain and bandwidth in this cascade design. I personally think that having larger bandwidth is a better design, because courses of communication system, the need of implementing communication is highspeed circuit.

Table I Perforamance Table

Table 1 Telloramance Table							
Work Item	Unit	Specification	Calculation				
Vdd	V	1.8					
		Common Source Amplifier					
Vin	V	-	0.4 V				
Vb1	V	-	1.1 V				
Vx	V	0.5	498.4701 mV				
$Gain(A_1)$	V/V	> 90	107.7756 Vv				
		Common Gate Amplifier					
Vin	V	0.5	0.5 V				
Vo	V	-	796.1436 mV				
I	μΑ	10	10.038b MA				
$Gain(A_2)$	V/V	> 10	10. 2693 V/V	10.2708 V/V			
		Cascade Amplifier					
Vin	V	-	0.4 V				
Vx	V	0.5	500.3702 mV				
Vo	V	-	799.9505 mV				
Gain $(A_1 \times A_2)$	V/V	> 1	2.7911 V/V				
Dominate Pole	MHz	> 55	616.953 MHz	768.6 MHZ			
Unit Gain	MHz	> 70	1.5519 GHz				
Bandwidth			1.00210112				