



1-1



From opcode and funct3, this is a load word instruction.

This specific instruction loads content of the address

which is stored in register  $x10$  to the destination register  $x20$

$\Rightarrow \text{lw } x20, 0(x10)$

1-2

the new PC is now at address  $0 \times 4000AC0d + 0 \times 4 = 0 \times 4000AC11$

1-3

There is writeback :  $\text{Regwrite} = 1$

The ALU uses register data 1 and immediate :  $\text{ALUSrc} = 1$

There is no branching :  $\text{Branch} = 0$

There is no store operation :  $\text{MemWrite} = 0$

There is information loaded from Data Memory :  $\text{MemRead} = 1$

There is information from Data memory written back :  $\text{MemtoReg} = 1$

1-4

the input of the ALU is  $\text{Reg}[x10]$  and immediate  $0 \times 0$ .


## 2-1 (R-type)

- PC needs to be read : 20 ps.
- The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding :  $250 \text{ ps.} + 50 \text{ ps} = 300 \text{ ps}$
- Register read : 85 ps.
- multiplexer select read data 2 as ALU's second input : 25 ps.
- Operation go through ALU : 200 ps
- Multiplexer selects the result from ALU to write back : 25 ps
- Register write : 85 ps.

$$20 + 300 + 85 + 25 + 200 + 25 + 85 = 740 \text{ ps.}$$

## 2-2 load

- PC needs to be read : 20 ps.
- The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding :  $250 \text{ ps.} + 50 \text{ ps} = 300 \text{ ps}$




- Operation go through ALU : 200 ps
- Data memory : 250 ps
- Multiplexer selects read data from D-MEM to write back : 25 ps
- Register write : 85 ps

$$20 + 300 + 85 + 200 + 250 + 25 + 85 = 965 \text{ ps}$$

## 2-3 store

- PC needs to be read : 20 ps.
- The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding : 250 ps. + 50 ps = 300 ps




- Operation go through ALU : 200 ps
- Data memory : 250 ps

$$20 + 300 + 85 + 200 + 250 = 855 \text{ ps}$$


2-4 beq

- PC needs to be read : 20 ps.
- The Instruction Memory needs accessing & decoding :  $250 \text{ ps} + 50 \text{ ps} = 300 \text{ ps}$



Register Read : 85 ps

Multiplexer : 25 ps




- Multiplexer 25 ps
- PC write : 50 ps

$$20 + 300 + 85 + 25 + 200 + 5 + 25 + 50 = 710 \text{ ps}$$

## 2-5 I-type

- PC needs to be read : 20 ps.
- The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding :  $250 \text{ ps} + 50 \text{ ps} = 300 \text{ ps}$



$$\left\{ \begin{array}{l} \text{Register read : } 85 \text{ ps} \\ \text{Sign Extension + MUX} = 50 \text{ ps} + 25 \text{ ps} = 75 \text{ ps} \end{array} \right.$$

- Operation go through ALU : 200 ps
- multiplexer : 25 ps.
- Register write : 85 ps

$$20 + 300 + 85 + 200 + 25 + 85 = 715 \text{ ps}$$

## 2-6.

The clock period is the longest instruction time, which is 965 ps.

R-type : 740 ps      load 965 ps      store : 855 ps.

I-type : 715 ps.      beq : 710 ps

the minimum cycle period has to be larger than the longest latency block.

⇒ 250 ps at minimum

⇒ latency of writing flipflop 50 ps.      reading flipflop 20 ps.

So consider a single clock period of  $20 + 250 + 50 + 85 + 50 = 455$

where the PC read, Instruction memory read, decoding, Register read and

temporary register write is in the first stage and then

temporary register read, mux, ALU, mux, Register write.

$$20 + 25 + 200 + 25 + 85 = 355$$

where the R-type, I-type and beq can be finished in 2 cycles  
and load and store can be finished in 3 cycles

$$455 \times 2 \times 52\% + 455 \times 2 \times 12\% + 455 \times 3 \times 36\% \\ = 1073.8 \text{ ps.}$$

After some few tries, the fastest performance is 740 ps

clock period, the reason is that shorter cycle is designed, more

flip-flops has to be inserted into the pathway, thus latency needs consideration

for clock period 740 ps

the R-type, I-type, beq can be finished in 1 clock period

the load and store can be finished in 2 clock period


$$740 \times (52\% + 12\%) + (740 \times 2) \times (36\%)$$

$$= 1006.4 \text{ ps} \Rightarrow \text{still slower than 965 ps the synchronous timing for slowest instruction}$$


⇒ For the temporary block latency makes it impossible for multicycle design in this case.

8. (10 points)[section 4.5] Please design a pipelined processor based on the latency of blocks in the above table. The design constraints are the same as above multi-cycle processor. Please also calculate the theoretical performance speedup by the pipelined processor.

| I-Mem/D-Mem       | Register Read  | Register Write | PC Read | PC Write | Mux  | ALU   | Adder |
|-------------------|----------------|----------------|---------|----------|------|-------|-------|
| Single gate/shift | Sign extension | Decoder Contrl |         |          |      |       |       |
| 250ps             | 85ps           | 85ps           | 20ps    | 50ps     | 25ps | 200ps | 150ps |
| 5ps               | 50ps           | 50ps           |         |          |      |       |       |



Considered a four stage pipeline.



⇒ each stage is 380 ps.

$$\text{Theoretical speed up: } \frac{965 N}{380 \times 4 + (N-1) \times 380}$$

$$\text{for large } N \Rightarrow \lim_{N \rightarrow \infty} \frac{965 N}{380 \times 4 + (N-1) \times 380} = \frac{965}{380} \approx 2.6$$

2.6 times faster



### 3-1


3. (50 points) [section 4.4 and 4.5] For the following problems, you may use data path files in pptx to draw the new ones.

1. (20 points) Please draw a new data path in the single-cycle processor to support a new maci instruction: maci rd, rs1, rs2, imm.

The function of the instruction can be represented as follows:  $\text{Reg}[\text{rd}] = \text{Reg}[\text{rs2}] + \text{Reg}[\text{rs1}] \times \text{imm}$

2. (10 points) With the block latency table in Problem 2, please calculate the latency for the new instruction.

3. (20 points) How do the pipeline design in Problem 2 change by including the new instruction?



### 3-2

PC read : 20

Instruction memory : 250

Decoding : 50

Register read : 85

ALU for  $\text{reg}[\text{rs1}] \times \text{imm}$  : 200

Mux : 25

ALU for  $\text{reg}[\text{rs2}] + \text{reg}[\text{rs1}] \times \text{imm}$  : 200

MUX : 25



register write back : 85

$$20 + 250 + 50 + 85 + 200 + 25 + 200 + 25 + 85$$

$$= 940 \text{ ps}$$

3-3

An additional ALU is inserted for  $Imm \times Reg[rs1]$



4.

4. (20 points) [section 4.5]

Assume we have designed a ALU for a 5-stage RV32I RISC-V core to support the following instructions (in addition to RV32I):


All RV32I instructions use 1 clock cycle ALU. This is a multi-cycle pipelined processor that mul, div and sqrt need extra cycles to complete.

| Instruction | Clock cycle | Format           | Function                  |
|-------------|-------------|------------------|---------------------------|
| mul         | 2           | mul rd, rs1, rs2 | Multiplication rd=rs1xrs2 |
| div         | 3           | div rd, rs1, rs2 | Division rd=rs1/rs2       |

Please draw the pipeline diagram for the following assembly program. Assume full forwarding support. What is the total execution cycle?

...

```
addi x11, x12, 5
add x13, x11, x12
mul x14, x11, 15
div x15, x13, x12
add x15, x14, x15
...
```








A: 12 cycles is needed.

5. (20 points) [section 4.5]

Please add `nop` instruction to the following codes such that the results will be correct for a pipeline processor without forwarding support.

Please draw the pipeline diagram for the 5-stage pipelined design.

```
...  
addi x11, x9, 5  
add  x12, x10, x10  
addi x13, x11, 15  
add  x14, x13, x12  
...
```




6. (10 points) [section 4.5]

Assume we have only one memory for both instruction and data. Please draw the pipeline diagram (5-stage processor and stages are IF, ID, EX, MEM, WB) for the following codes. Please specify the stall cycle by `\*\*`. Note that for this processor with structural hazard, IF will have to stall for MEM if the instruction actually access the memory for data.

```

...
ld x29, 8(x10)
sub x17, x15, x14
ld x30, 12(x10)
beq x29, x30, L1
add x18, x16, x17
sub x15, x30, x17
...

```



7. (20 points) [section 4.7]


Please draw the pipeline diagram (5-stage processor) for the following codes.

The processor has a full forwarding support.

Please specify the stall cycle by `\*`. Also mark the stage without useful work with `!`.

```

ld x10, 0(x13)
ld x11, 8(x13)
add x12, x10, x11
sub x14, x10, x11
addi x13, x13, -16
    
```



8. (20 points) [section 4.7]



For all the following code segments, please fix the data dependency with `nop` for the following 4 different processors:

- (1) Add `nop` so that for processors without forwarding, the execution results are correct.
- (2) Add `nop` so that for processors with forwarding from EX/MEM only, the execution results are correct.
- (3) Add `nop` so that for processors with forwarding from MEM/WB only, the execution results are correct.
- (4) Add `nop` so that for processors with full forwarding (both EX/MEM and MEM/WB), the execution results are correct.


Case with dependency from data memory to the following 1st instruction.

```
...
ld x11, 0(x10)
addi x12, x11, 4
addi x13, x11, 8
...
```


(1) No Forward




(2) EX/MEM ONLY




load instructions  
needs MEM stage to  
be performed.



### (3) MEM/WB Only



### (4) ALL Forward





9. (20 points) [section 4.7]

For the following code segment, please list variables to check and generate the ForwardA and ForwardB selection conditions, and also stall conditions.

For example, x10 is written by 1st add instruction and read by 2nd ld instruction. When "addi" is at MEM stage, we know that  $\text{RegWrite} == 1$ , and  $\text{EX/MEM.rd} == \text{ID/EX.rs1} == \text{x10}$ , such that  $\text{ForwardA} = 2$  (forwarding from EX/MEM.ALU\_Result to 1st input of ALU).

```

...
addi x10, x11, 4
ld x12, 4(x10)
addi x13, x12, 8
...

```

