
1-1 instruction · 0 × 000 52 A03 -0000 0000 0000 0101 0010 1010 0000 0001 imm [11:0] 01010 010 10100 0000011 op code From opcode and funct 3, this is a load word instruction. This specific instruction loads content of the address which is stored in register × 10 to the destination register × 20 ⇒ lw ×20 0(x10) 1-2 the new PC is now at address 0 × 4000 ACOd + 0 × 4 = 0× 4000 AC 11 1-3 There is writeback: Regwrite = 1 The ALU uses register data 1 and immediate: ALUSrc = 1. There is no branching: Branch = 0 There is no store operation: MemWrite = 0 There is imformation loaded from Data Memory: Mem Read = 1 There is imformation from Data memory written back: Memto Reg = 1 the input of the ALV is Reg[x10] and immediate 0 x 0.


```
2-1 (R-type)
· PC needs to be read · 20 ps.
· The PC write doesn't matter, since it is a parallel operation, will end before next cycle
• The instruction Memory need accessing and decoding: 250 ps. + 50 ps = 300 ps
· Register read: 85 ps.
• multiplexer select read data 2 as ALU's second input: 25 ps.
· Operation go through ALU : 200 ps
* Multiplexer selects the result from ALU to write back: 25 ps
· Register write : 85 ps.
  20 + 300 + 85 + 25 + 200 + 25 + 85 = 740 ps.
```

- · PC needs to be read · 20 ps.
- · The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- \* The instruction Memory need accessing and decoding: 250 ps. + 50 ps = 300 ps



- Operation go through ALU : 200 ps
- Data memory : 250 ps
- Multiplexer selects read data from D-MEM to write back: 25 ps
- Register write : 85 ps


- · PC needs to be read · 20 PS.
- · The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding: 250 ps. + 50 ps = 300 ps



- Operation go through ALU : 200 ps
- Data memory: 250 ps


## 2-4 beq

- · PC needs to be read · 20 ps.
- The Instruction Memory needs accessing 1 decoding: 250 ps. + 50 ps = 300 ps



Register Read: 85 ps


Multiplexer: 25 ps



- Multiplexer 25 ps
- · PC write : 50 ps

20 + 300 + 85 + 25 + 200 + 5 + 25 + 50 = 710 ps

- 2-5 I type
- · PC needs to be read · 20 ps.
- . The PC write doesn't matter, since it is a parallel operation, will end before next cycle
- The instruction Memory need accessing and decoding: 250 ps. + 50 ps = 300 ps



Register read · 85 ps

Sign Extension + MUX = 50 ps + 25 ps = 75 ps

- Operation go through ALU : 200 ps
- multiplexer . 25 ps.
- Register write : 85 ps

2-6.

The clock period is the longest instruction time, which is 965 ps.

R-type: 740 ps load 965 ps Store: 855 ps.

I - type : 715 ps. beg : 710 ps

the minimum cycle period has to be larger than the longest latency blook.

⇒ 250 ps at minimum

⇒ latency of writing flipfop 50 ps. reading flipflop 20 ps.

So consider a single clock period of 20 + 250 + 50 + 85 + 50 = 455

where the PC read . Instruction memory read, decoding, Register read and

temporary register write is in the first stage and then

temporary register read, mux, ALU, mux, Register write.

20 + 25 + 200 + 25 + 85 = 355

where the R type. I type and beg can be finished in 2 cycles and load and store can be finished in 3 cycles

455 × 2 × 52% + 455×2 × 12% + 455 × 3 × 36%

= 1073.8 ps.

After some few tries, the fastest performance is 740 ps

clock period, the reason is that shorter cycle is designed, more

flip-flops has to be inserted into the pathway, thus latency needs consideration

## for clock period 740 ps

the R-type · I-type · beq can be finished in 1 clock period

the load and store can be finished in 2 clock period


740 x (52% + 12%) + (740 x2) x (36%)

= 1006.4 ps => still slower than 965 ps the sychronous timing


for slowest instruction

⇒ For the temporary block latency makes it impossible for multicycle design in this case.

8. (10 points)[section 4.5] Please design a pipelined processor based on the latency of blocks in the above table. The design constraints are the same as above multi-cycle processor. Please also calculate the theoretical performance speedup by the pipelined processor.



- (50 points) [section 4.4 and 4.5] For the following problems, you may use data path files in pptx to draw the new ones.
   (20 points) Please draw a new data path in the single-cycle processor to support a new maci instruction: maci rd, rs1, rs2, imm.
  - The function of the instruction can be represented as follows: Reg[rd]=Reg[rs2]+Reg[rs1]ximm
  - 2. (10 points) With the block latency table in Problem 2, please calculate the latency for the new instruction.
  - 3. (20 points) How do the pipeline design in Problem 2 change by including the new instruction?



PC read: 20

Instruction memory: 250

Decoding : 50

= 940 ps

20 + 250 + 50 + 85 + 200 + 25 + 200 + 25 + 85

Register read: 85

ALU for reg[rs1] × imm : 200


Mux : 25


ALU for reg [rs2] + reg [rs1] × imm : 200

MUX : 25


register write back: 85


An additional ALV is inserted for Imm x Reg[rs1] D mem Decode Read PC Register Read 1 mem 20 + 250 + 25 + 85 20 + 50 + 85 + 25 + 50 20 + 200 + 50 20 + 250 = 230 ps. = 320 ps = 380 ps. 270 PS D mem Decode Register Read Read PC Mux Writeback 20 + 50 + 85 + 50 20 + 250 + 25 + 85 20 + 200 + 50 20 + 200 + 25 + 50 = 320 ps = 295 PS = 380 ps. 205 PS. 270 PS





A: 12 cycles is needed.





```
7. (20 points) [section 4.7]
Please draw the pipeline diagram (5-stage processor) for the following codes.
The processor has a full forwarding support.
Please specify the stall cycle by `**`. Also mark the stage without useful work with `!`.

ld x10, 0(x13)
ld x11, 8(x13)
add x12, x10, x11
sub x14, x10, x11
addi x13, x13, -16
```

