Binary Multiplication

$A_2\ A_1\ A_0$ — Multiplicand

$\times\quad B_2\ B_1\ B_0$ — Multiplier

$A_2B_0\ \ A_1B_0\ \ A_0B_0$

$+\quad A_2B_1\ \ A_1B_1\ \ A_0B_1\ \ \times$

$+\ A_1B_2\ \ A_1B_2\ \ A_0B_2\ \ \times\ \ \times$

- Combinational circuit Multiplier

Array Multiplier : cause it consists of the array of the adders as well as the AND gates.



Then we will use the adders circuit to get final output.

N-bit Multiplication :

We need :

- N^2 - AND gates
- N - Half adders
- $N(N-2)$ - Full adders

→ For N-bit multiplier, if we consider :

$T_A = T_C = T_S = 1$ unit delay

(T_A (AND gate), T_C (carry), T_S (sum))

then to get the valid product output,

required delay ~ 2N unit delay

→ As N increases,

Required Hardware resources } increase
Hence power consumption

⇒ Array Multipliers are not preferable for large value of N.

Signed binary Multiplication :

2's complement Form

Ex. 1

−5	→	1011
× 7	→	0111
−35		

} 2's complement

7 → Positive

n bits
× n bits
2n bits

So now,

```
                1  0  1  1
 ×              0  1  1  1
 -------------------------------
 1  1  1  1  1  0  1  1
 1  1  1  1  0  1  1  x    +
 1  1  1  0  1  1  x  x    +
 0  0  0  0  0  x  x  x    +
 -------------------------------
 1  1  0  1  1  1  0  1
```

→ −35

Ignore the extra MSBs in the answer.

Ex. 2

−5 → 1011 } 2's complement



When multiplier is negative, we have to take 2's complement of last row to get the correct answer.

So now,



Note : now, since this is signed multiplication, if we apply this rule to the positive multiplier also, it won't change anything.

→ cause, signed +ve multiplier ⇒ M.S.B. "0" ⇒ Partial products "0...0" All zeroes

taking 2's complement won't affect anything cause we are ignoring

case we are ignoring
the extra bits.