

# SPECIFICATION FOR LCM+CTP Module KD050FWFIA019-C019A

MODULE:	KD050FWFIA019-C019A
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2017.03.07
1.1	Update DSI DC Characteristics	2018.11.24

STARTEK	INITIAL	DATE
PREPARED BY	9	
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 1 of 40
----------	---------------------	-----	------	--------------



**Revision History** 

Date	Rev. No.	Page	Summary
2017.03.07	V1.0	ALL	FIRST ISSUE
2018.11.24	V1.1	12-14	Update DSI DC Characteristics
			100
			2
	^	•	
		<b>y</b>	
	19		
(5)			

Part. No	Part. No KD050FWFIA019-C019A		V1.1	Page 2 of 40
	常备库存	长期供货	支持小量	品种齐全



#### Contents

	Block Diagram	
	Outline dimension	
3.	Input terminal Pin Assignment	
	3.1 TFT	
	3.2 CTP	9
4.	LCD Optical Characteristics	10
	4.1 Optical specification	10
	4.2 Measuring Condition	10
5.	TFT Electrical Characteristics	14
	5.1 Absolute Maximum Rating (Ta=25 VSS=0V)	14
	5.2 DSI DC Characteristics	14
	5.2.1 DC characteristics for Power Lines	
	5.2.3 DC characteristics for DSI LP mode	16
	5.3 LED Backlight Characteristics	17
6.	MIPI Interface Characteristics	19
	6.1 High Speed Mode - Clock Channel Timing	19
	6.2 High Speed Mode - Data Clock Channel Timing	19
	6.3 High Speed Mode - Rise and Fall Timings	20
	6.4 Low Speed Mode - Bus Turn Around	21
	6.5 Data Lanes from Low Power Mode to High Speed Mode	22
	6.6 Data Lanes from Low Power Mode to High Speed Mode	23
	6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode	24
	6.8 Reset input timing	25
<b>7.</b>	CTP Specification	26
	7.1 Electrical Characteristics	
	7.1.1 Absolute Maximum Rating	26
	7.1.2 DC Electrical Characteristics (Ta=25°C)	26
	7.1.3 AC Characteristics	27
	7.2 I2C Timing	27
8.	LCD Module Out-Going Quality Level	32
	8.1 VISUAL & FUNCTION INSPECTION STANDARD	32
	8.1.1 Inspection conditions	32
	8.1.2 Definition	32
	8.1.3 Sampling Plan	33

KD050FWFIA019-C019A

Part. No

V1.1

Page 3 of 40



8.1.4 Criteria (Visual)	34
9. Reliability Test Result	38
9.1 Condition	
10. Cautions and Handling Precautions	39
10.1 Handling and Operating the Module	39
10.2 Storage and Transportation	39
11. Packing	40

50

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 4 of 40
----------	---------------------	-----	------	--------------



#### \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 480x854 pixels, and can display up to 65K/262K/16. 7M colors.

#### \* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

-Interface: 2 Lane MIPI -CTP Interface: I2C

Interface: I2C		<b>◎</b>	1	
<b>General Information</b>	Specification	Unit	Note	
Items	Main Panel		NOLE	
Display area(AA)	61.632(H)*109.6536(V) (5.0inch)	mm	-	
Driver element	TFT active matrix	-	-	
Display colors	65K/262K/16.7M	colors	-	
Number of pixels	480(RGB)*854	dots	-	
TFT Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.1284(H)*0.1284(V)	mm	-	
Viewing angle	ALL	o'clock	-	
TFT Controller IC	ILI9806E	-	-	
CTP Driver IC	GT911			
Display mode	Transmissive/Normally Black	-	-	
Touch mode	5-point and Gestures			
Operating temperature	-20~+70	$^{\circ}$		
Storage temperature	-30∼+80	$^{\circ}\!\mathbb{C}$	-	

#### \* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module size	Horizontal(H)		67.56		mm	-
	Vertical(V)		122.35		mm	-
	Depth(D)		4.05		mm	-
Weight					g	-


Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 5 of 40
	堂 备 库 存 长	胡 供 货	支持小量	品 种 齐 仝

吊备库仔 Stock For Sale Long Time supply

支持小量 NO MOQ




#### 1. Block Diagram



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 6 of 40
	堂 备 库 存 长 期 供	货	支持小量	品 种 齐 仝



#### 2. Outline dimension



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 7 of 40
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



#### 3. Input terminal Pin Assignment

#### 3.1 TFT

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		
2	LEDK	Cathode pin of backlight.	Р
3	NC		
4	LEDA	Anode pin of backlight.	Р
5	NC		
6	VCI	Supply Voltage (3.3V).	Р
7	IOVCC	I/O power supply voltage.	Р
8	TE	-Tearing effect output	0
		Leave the pin to open when not in use.	
9	RESET	- The external reset input.  Initializes the chip with a low input. Be sure to execute a power-on r	
		eset after supplying power.	
10	GND	Ground.	Р
11	MIPI_D1P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
12	MIPI_D1N	If MIPI are not used, they should be connected to DGND	I/O
13	GND	Ground.	Р
14	MIPI_CLP	MIPI DSI differential clock pair (DSI-CLK+/-).	I
15	MIPI_CLN	If MIPI are not used, they should be connected to DGND.	I
16	GND	Ground.	Р
17	MIPI_D0P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
18	MIPI_DON	If MIPI are not used, they should be connected to DGND	I/O
19	GND	Ground.	Р
20	GND	Ground.	Р

		Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 8 of 40
--	--	----------	---------------------	-----	------	--------------



#### **3.2 CTP**

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	NC		
3	VDD	Supply voltage.	Р
4	SCL	I2C clock input.	\(\frac{1}{2}\)
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	Р

50001. 100%

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 9 of 40
----------	---------------------	-----	------	--------------



#### 4. LCD Optical Characteristics

#### 4.1 Optical specification

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast	t Ratio	CR		640	800			(1)(2)
Response	Rising	T <sub>R</sub>			16	21		73
time	Falling	T <sub>F</sub>			19	24	msec	(1)(3)
Color g	amut	S(%)			70		%	C-light
	140.00	W <sub>X</sub>		0.250	0.290	0,330		
	White	$W_Y$	Θ=0	0.282	0.322	0.362		
		R <sub>v</sub>	Normal	0.602	0.642	0.682	-	
Color Filter	Red	R <sub>Y</sub>	viewing angle	0.306	0.346	0.386		(1)(4)
Chromacicity		G <sub>X</sub>		0.280	0.320	0.360		CF glass
	Green	G <sub>Y</sub>		0.576	0.616	0.656		
		B <sub>X</sub>		0.102	0.142	0.182		
	Blue	B <sub>Y</sub>		0.039	0.079	0.119		
		ΘL	2		80			(1)(4)
Viewing angle	Hor.	Θr	100		80		-	Measuring with
		Θυ	CR>10		80			Polarizer,
	Ver.	Θρ			80			Reference Only
Option View	/ Direction	<b>&gt;</b>		Fr	ee			(5)

### 4.2 Measuring Condition

■ Measuring surrounding: dark room

■ Ambient temperature: 25±2°C

■ 15min. warm-up time.


Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 10 of 40
	常备库存 长期	供货	支持小量	品种齐全



#### 4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

#### Note (1) Definition of Viewing Angle:



Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel


CR = Luminance with all pixels white

Luminance with all pixels black


Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 11 of 40
	常备库存	长期供货	货	支持小量	品种齐全
	Stock For Sale	Long Time s	vlague	NO MOQ	In Full Range



Note (3) Definition of Response Time: Sum of T<sub>R</sub> and T<sub>F</sub>




Note (4) Definition of optical measurement setup



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 12 of 40
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	ong Time supply	NO MOO	In Full Range



Note (5) Rubbing Direction (The different Rubbing Direction will cause the different optima view direction.



15

50001

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 13 of 40
	党 夕 庄 左	化	七柱.小里.	口 卦 文 入



#### 5. TFT Electrical Characteristics

#### 5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCI	-0.3	4.6	V
Digital interface supple Voltage	IOVCC	-0.3	4.6	√ v
Operating temperature	Тор	-20	+70	$^{\circ}$ $^{\circ}$
Storage temperature	T <sub>ST</sub>	-30	+80	${\mathbb C}$

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### 5.2 DSI DC Characteristics

DSI is using different state codes which are depending on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined on the following table.

	Line DC Voltage Levels			
State Code	CLOCK_P or DATA_P	CLOCK_N or DATA_N		
HS-0	Low (HS)	High (HS)		
HS-1	High (HS)	Low (HS)		
LP-00	Low (LP)	Low (LP)		
LP-01	Low (LP)	Low (LP)		
L <b>P</b> -10	High (LP)	High (LP)		
LP-11	High (LP)	High (LP)		

Note: Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 14 of 40
	党 夕 庄 方	化	十柱.小耳.	口私文人




#### 5.2.1 DC characteristics for Power Lines

Characteristics	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Analog power supply voltage	VCI	Operating voltage	2.5	2.8/3.3	3.6	V	
Digital interface supple Voltage	IOVCC	I/O supply voltage	1.65	1.8	3.6	V	
Normal mode Current consumption	IDD	VCI+IOVCC		30		mA	
Analog power supply voltage	Vvci_noise	Noise Range, 0 to 30kHz, Pulse Wave with Duty Cycle (50%/50%)			100	m∨	
noise	VIOVCC_NOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)		C	500	mV	
I/O power supply voltage noise	VIOVCC_NOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)		0	100	mV	

#### Note:

- 1. Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)
- 2. These values are not symmetric amplitude, which centersm3g points are IOVCC or VCI. See examples as reference purposes, when VVCI\_NOISE and VIOVCC\_NOISE are maximums, below.



Part. No	KD050FWFIA019-C019A	R	EV V1.1	Page 15 of 40
	常 备 库 存	长期供货	支持小量	品种齐全

R 备 库 仔 Stock For Sale

Long Time supply

支持小量 NO MOQ



#### 5.2.3 DC characteristics for DSI LP mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined on table below: DC Characteristics for DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned on the condition column. Other logical levels of the table are for MPU interface.

Characteristics	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Logic High level input voltage	VIHLPCD	LP-CD, Note 2	450		1350	mV	
Logic Low level input voltage	VILLPCD	LP-CD Note 2	0.0		200	mV	
Logic High level input voltage	VIHLPRX	LP-RX (CLK, D0 ,D1), Note 2	880		1350	m۷	
Logic Low level input voltage	VILLPRX	LP-RX (CLK, D0 ,D1), Note 2	0.0		550	mV	
Logic Low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode), Note 2	0.0		300	mV	
Logic high level output voltage	Vohlptx	LP-TX (D0), Note 2	1.1	(	1.3	V	
Logic Low level output voltage	Vollptx	LP-TX (D0), Note 2	-50	- A.	50	mV	
Logic High level input current	Іін	LP-CD, LP-RX, Note 2		0/1	10	uA	
Logic Low level input current	lıL	LP-CD, LP-RX, Note 2	-10	0 -		uA	

#### Note:

- 1. Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)
- 2. DSI High Speed mode is off



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 16 of 40
	当 夕 庄 左	化	古技小具	口 孙 文 入

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



#### **5.3 LED Backlight Characteristics**

The back-light system is edge-lighting type with 12 chips White LED

ltem	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lF	30	40		mA	
Forward Voltage	VF		19.2		V	9
LCM Luminance	Lv	490			cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80		10	%	Note3

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:  $Ta=25\pm3$  °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.


CIRCUIT DIAGRAM

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 17 of 40

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



#### NOTE 3: Luminance Uniformity of these 9 points is defined as below:



Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

Total Luminance of 9 points Luminance=

Part. No

Stock For Sale

**REV** 

V1.1

Page 18 of 40

长期供货

#### 6. MIPI Interface Characteristics

#### 6.1 High Speed Mode - Clock Channel Timing




Figure 114 DSI Clock Channel Timing

Table 45 DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-	2xUI <sub>INST</sub>	Double UI instantaneous	4	25	ns
DSI-CLK+/-	UI <sub>INSTA</sub> , UI <sub>INSTB</sub>	UI instantaneous Half	2	12.5	ns

Note: UI = UI<sub>INSTA</sub> = UI<sub>INSTB</sub>

#### 6.2 High Speed Mode - Data Clock Channel Timing




Figure 115 DSI Data to Clock Channel Timings

Table 46 DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DOI D/ 0 14	t <sub>DS</sub>	Data to Clock Setup time	0.15xUI	-
DSI-Dn+/- , n=0 and 1	t <sub>DH</sub>	Clock to Data Hold Time	0.15xUI	-

Part. No	KD050FWFIA019-C01	19A	REV	V1.1	Page 19 of 40
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



#### 6.3 High Speed Mode – Rise and Fall Timings




Figure 116 Rise and Fall Timings on Clock and Data Channels

Table 47 Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	5			
rafaffletet	Symbol	Condition	Min	Тур	Max	Unit
Differential Rise Time for Clock	tortcuk	DSI-CLK+/-	1	1	150 (Note)	ps
Differential Rise Time for Data	t <sub>DRTDATA</sub>	DSI-Dn+/- n=0 and 1	•	1	150 (Note)	ps
Differential Fall Time for Clock	toFTCLK	DSI-CLK+/-	-	-	150 (Note )	ps
Differential Fall Time for Data	toftdata	DSI-Dn+/- n=0 and 1	-	•	150 (Note )	ps

Note: The display module has to meet timing requirements, what are defined for the transmitter (MPU) on MIPI D-Phy standard



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 20 of 40
	堂 备 库 存 长 1	11 供 货	支持小量	品 种 齐 仝



#### 6.4 Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the MPU to the Display Module (ILI9806E) sequence below.




Figure 117 BTA from the MPU to the Display Module

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the Display Module (ILI9806E) to the MPU sequence below.




Figure 118 BTA from the Display Module to the MPU

#### Table 48 Low Power State Period Timings - A

Signal	Symbol	Description		Max	Unit
DSI-D0+/-	TLPXXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module (ILI9806E)	50	75	ns
DSI-D0+/-	T <sub>LPXD</sub>	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9806E) → MPU	50	75	ns
DSI-D0+/-	T <sub>TA-SURED</sub>	Time-out before the Display Module (ILI9806E) starts driving	$T_{LPXD}$	$2 \times T_{LPXD}$	ns

#### Table 49 Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
DSI-D0+/-	T <sub>TA-GETD</sub>	Time to drive LP-00 by Display Module (ILI9806E)	$5 \times T_{LPXD}$	ns
DSI-D0+/-	T <sub>TA-GOD</sub>	Time to drive LP-00 after turnaround request – MPU	$4 \times T_{LPXD}$	ns

Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 21 of 40
	常备库存	长期供1	货	支持小量	品 种 齐 全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



#### **6.5** Data Lanes from Low Power Mode to High Speed Mode




Figure 119 Data Lanes - Low Power Mode to High Speed Mode Timings

Table 50 Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol Description		Min	Max	Unit
DSI-Dn+/-, n=0 and 1	T <sub>LPX</sub>	Length of any Low Power State Period	50	3 3	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-PREPARE</sub>	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-TERM-EN</sub>	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	.50	35+4xUI	ns



Part. No	KD050FWFIA019-C019A		/ V1.1	Page 22 of 40
	常备库存	长期供货	支持小量	品种齐全

Stock For Sale

Long Time supply

NO MOQ



#### 6.6 Data Lanes from Low Power Mode to High Speed Mode




Figure 120 Data Lanes - High Speed Mode to Low Power Mode Timings

Table 51 Data Lanes - High Speed Mode to Low Power Mode Timings

Signal Symbol Description		Min	Max	Unit	
DSI-Dn+/-, n=0 and 1	T <sub>HS-SKIP</sub>	Time-Out at Display Module (ILI9806E) to ignore transition period of EoT	40	55+4xUI	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-EXIT</sub>	Time to driver LP-11 after HS burst	100	2	ns



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 23 of 40
	労 夕 庆 友 V. 田 4	- 化	士柱小具	口動文入



#### 6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode




Figure 121 Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 52 Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-CLK+/-	T <sub>CLK-POST</sub>	Time that the MPU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	1	ns
DSI-CLK+/-	T <sub>CLK-TRAIL</sub>	Time to drive HS differential state after last payload clock bit of a HS transmission burst		1	ns
DSI-CLK+/-	T <sub>HS-EXIT</sub>	Time to drive LP-11 after HS burst	100	1	ns
DSI-CLK+/-	T <sub>CLK-PREPARE</sub>	Time to drive LP-00 to prepare for HS transmission	38	95	ns
DSI-CLK+/-	T <sub>CLK-TERM-EN</sub>	Time-out at Clock Lane to enable HS termination	•	38	ns
DSI-CLK+/-	T <sub>CLK-PREPARE</sub>	Minimum lead HS-0 drive period before starting Clock	300	-	ns
DSI-CLK+/-	T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns



	Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 24 of 40
--	----------	---------------------	-----	------	---------------



#### 6.8 Reset input timing




Figure 102 Reset Timing

Table 41 Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
	tRW	Reset pulse duration	10		us
RESX	ADT Boost some	Donat cancel		5(note 1,5)	ms
	tRT	Reset cancel		120 (note 1,6,7)	ms

#### Note:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 43.

Table 42 Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection also applies during a valid reset pulse as shown below:




Figure 103 Positive Noise Pulse during Reset Low

- 5. When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD050FWFIA019-C	019A	REV	V1.1	Page 25 of 40
	常备库存	长期供1	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



#### 7. CTP Specification

#### 7.1 Electrical Characteristics

#### 7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.66	3.47	V	<u> </u>
Operating temperature	Тор	-20	+70	00	)
Storage temperature	T <sub>ST</sub>	-30	+80	°°°	

#### 7.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature:25℃, AVDD=2.8V, VDDIO=1.8V or VDDIO=AVDD)

ltem	Min.	Тур.	Max.	Unit	Note
Normal mode operating current		8	14.5	mA	
Green mode operating current	<del>\</del>	3.3		mA	
Sleep mode operating current	70		120	uA	
Doze mode operating current		0.78		mA	
Digital Input low voltage/VIL	-0.3		0.25*VDDIO	V	
Digital Input high voltage/VIH	0.75*VDDIO		VDDIO+0.3	V	
Digital Output low voltage/VOL			0.15*VDDIO	V	
Digital Output high voltage/VOH	0.85*VDDIO			V	

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 26 of 40
		. 化	士柱小具	口 卦 文 入




#### 7.1.3 AC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V)

Parameter	Min	Тур	Max	Unit
OSC oscillation frequency	59	60	61	MHZ
I/O output rise time,low to high	-	14	. 0	ns
I/O output rfall time,high to low	-	14		ns

#### 7.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 27 of 40
	党 久 宏 左	华	古娃小島	品 种 文 仝



#### Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t <sub>lo</sub>	1.3	-	us
SCL high period	thi	0.6	-	us
SCL setup time for Start condition	t <sub>st1</sub>	0.6	-	us
SCL setup time for Stop condition	t <sub>st3</sub>	0.6	-	us
SCL hold time for Start condition	t <sub>hd1</sub>	0.6	-	us
SDA setup time	t <sub>st2</sub>	0.1	-	us
SDA hold time	t <sub>hd2</sub>	0	-	us

#### Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t <sub>lo</sub>	1.3	-	us
SCL high period	t <sub>hi</sub>	0.6	-	us
SCL setup time for Start condition	t <sub>st1</sub>	0.6	-	us
SCL setup time for Stop condition	t <sub>st3</sub>	0.6	-	us
SCL hold time for Start condition	t <sub>hd1</sub>	0.6	-	us
SDA setup time	t <sub>st2</sub>	0.1	-	us
SDA hold time	t <sub>hd2</sub>	0	-	us

GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:


Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 28 of 40

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ


#### **Power-on Timing:**



#### Timing for host resetting GT911:




#### Timing for setting slave address to 0x28/0x29:



Part. No	KD050FWFIA019-C01	9A	REV	V1.1	Page 29 of 40
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



#### Timing for setting slave address to 0xBA/0xBB:



#### a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I<sup>2</sup>C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

#### b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



**Timing for Write Operation** 

Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 30 of 40
	常备库存	长期供货	¥.	支持小量	品种齐全
	Stock For Sale	Long Time su	upply	NO MOQ	In Full Range



The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

#### c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



#### Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 31 of 40
	常备库存	长期供到	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



#### **8.LCD Module Out-Going Quality Level**

#### 8.1 VISUAL & FUNCTION INSPECTION STANDARD

#### 8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



#### 8.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 32 of 40
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time :	supply	NO MOQ	In Full Range



#### 8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class  $\,\,$  II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

Na	Itama ta ha	Critorio	Classification of
No	Items to be	Criteria	Classification of
	inspected		defects
1	Functional defects	<ol> <li>No display, Open or miss line</li> <li>Display abnormally, Short</li> <li>Backlight no lighting, abnormal lighting</li> <li>TP no function</li> </ol>	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Soldering appearance	Good soldering , Peeling off is not allowed.	Minor
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	
4	509001		

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 33 of 40



#### 8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken  NOTE: X: Length	(1) The edge of LCD broken	X Y Z
Y: Width Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	≤3.0mm   of the seal   ≤T
	(3) LCD crack	Crack Not allowed

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 34 of 40
	常备库存 长期	供货	支持小量	品种齐全

常备库存 Stock For Sale 长期供员 Long Time supply 支持小量 NO MOQ



Number	Items		Crit	eria (mm)	)		
2.0	Spot defect	① light dot (LCD	/TP/Polarizer bl	ack/white	spot,	light dot, p	oinhole, dent,
	<u> </u>	stain)					1
		Zone	Accep able Qty				
	<del>  •</del>	Size (mm)	Α	В		С	
		Ф≤0.10	Ignoi	re			
		0.10<Φ≤0.20	3( distance	≥ 10mm)			23
	X	0.20<Φ≤0.25	2			Ignor	
		Ф>0.25	0				
	Φ=(X+Y)/2	②Dim spot (LCD/	TP/Polarizer di	m dot, ligh	nt leaka	age、dark	spot)
		Zone	Ac	cceptable	Qty		
		Size (mm)	Α	В		С	
		Φ≤0.1	Ignor	e			
		0.10<Φ≤0.20	3( distance				
		0.20<Φ≤0.30	2	, , , , , , , , , , , , , , , , , , , ,		Ignore	
		Φ > 0.30	0				
		③ Polarizer accid					J
			1	cceptable	e Qty		]
		Zone Size (mm)	A			С	-
		Φ≤0.2	Igno	ore			1
		0.3<Φ≤0.5	2( distance	:≧10mm)		Ignore	
		Ф>0.5	0				
	Line defect						-
	(LCD/TP)			Acc	ceptable	e Otv	
. (	/Polarizer	Width(mm)	Length(mm	A	В	С	
	black/white	Ф≤0.03	Igno e	Igno			
	line, scratch,	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤</td><td></td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤		Ignore	
	stain)	0.05 <w≤0.08< td=""><td>L≤3.0 L≤2.0</td><td>N≤</td><td></td><td>- Igriore</td><td></td></w≤0.08<>	L≤3.0 L≤2.0	N≤		- Igriore	
		0.08 <w< td=""><td>Def</td><td>ine as spo</td><td>ı derect</td><td></td><td></td></w<>	Def	ine as spo	ı derect		
	I	<u>I</u>					

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 35 of 40
	<b>労 夕 庄 方</b>	44 化	士性小具	口動文人

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



						]
	<b>.</b>	Zone		Acceptable C	lty	
3.0	Polarizer Bubble	Size (mm)	Α	A B		
3.0	Bubble	Ф≤0.2	Ignore			
		0.2<Φ≤0.4	3(distance ≥ 10 m)		lanore	
		0.4<Φ≤0.6	2		Ignore	
		0.6<Ф	(	)		
4.0	SMT	According to IPC-				efect and missing

	Size Φ(mm)	Acceptable Q	ty
	0120 4(11111)	A B	С
TP bubble/	Ф≤0.1	Ignore	
accidented	0.1<Φ≤0.25	3 (distance≧	Ignore
	0.25<Φ≤0.3	2	ignore
spot	0.3<Ф	0	
	3		
Assembly deflection	beyo	and the edge of backlight	 :≤0.15mm

(5090)

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 36 of 40
----------	---------------------	-----	------	---------------



				, , , , , , , , , , , , , , , , , , ,
	5.0	TP Related	Newton Ring	Newton Ring area>1/3 TP area NG Newton Ring area≤1/3 TP area OK  ②排射車生
			TP corner broken  X : length  Y : width  Z : height	X Z  Z <lcd allowed.<="" broken="" circuitry="" is="" not="" td="" thicknes="" x≤3.0mm="" y="" y≤3.0mm="" z=""></lcd>
			TP edge broken X: length Y: width Z: height	X Y Z  Z <lcd *="" allowed.<="" broken="" circuitry="" is="" not="" td="" thicknes="" x≤6.0mm="" y≤2.0mm=""></lcd>
Criteria (	functiona	Litems)		

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 37 of 40
	世 久 庆 方	毌 华	古娃小島	旦 劫 文 仝

常备库存 Stock For Sale 长期供员 Long Time supply 支持小量 NO MOQ



#### 9. Reliability Test Result

#### 9.1 Condition

ltem	Condition	Sample Size	Test Result	Note
Low Temperature	-20℃, 96HR		pass	-
Operating Life test				
Thermal Humidity	70℃90%RH, 96HR	3ea	pass	_
Operating Life test	To see Ashin, estima	<b>&gt;</b>	pace	
Temperature Cycle ON/OFF	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
test			'	
High Temperature	80℃, 96HR	3ea	pass	_
Storage test		oca	ράδο	
Low Temperature	-30°C, 96HR	3ea	pass	_
Storage test	66 5, 65.11X			
ESD test	150pF, 330Ω, ±6KV(Contact)/± 8KV(Air), 5 points/panel, 10 times/point	3ea	pass	
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

#### Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 38 of 40
	常 备 库 存	长期供货	支持小量	品 种 齐 全

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



#### 10. Cautions and Handling Precautions

#### 10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

#### 10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD050FWFIA019-C019A		REV	V1.1	Page 39 of 40
	常备库存	长期供負	货	支持小量	品种齐全
	Stock For Sale	Long Time s	upply	NO MOQ	In Full Range



11. Packing

----TBD-----

50/L2/03/3. JOBS

50001.

Part. No	KD050FWFIA019-C019A	REV	V1.1	Page 40 of 40
	労 夕 庄 方	化	士性小具	口私文入

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ