## COL-216 Lab-report-2.2

#### 2020CS10356

#### February 2022

### 1 Introduction

This lab assignment is VHDL description of processor.

There is a make file available in the submission directory which can compile all the files in one attempt.

textbfFollow the commands to run make file in linux system (if available)

1.make

(compiles all the files )

2.make plot (gtkwave of processor )
Coponents Additional to 2.1 Assignment Created are:

- 1. Flags
- 2. program\_counter
- 3. condition\_checker

## 2 Flags

Flags are created by inputs S and C31 and C30 from the ALU port and it sets the Z,V,N,C Flags.

outputs all the flags and every flag is updated at clock edge.

The value of the flags is set according to the lecture slides by S,C30,C31 from ALU.

## 3 program\_counter

program\_counter entity takes PC and Instruction and corresponding Flags as input

and if the instruction is branch instruction PCout(updated PC) is set with corresponding Offset available in branch instruction.

if the instruction is not a branch instruction PCout(updated PC) is set to PC+4 at clock edge

and the output is available as PCnew.

```
# 1NIO: ------
# Info: Device Utilization for 7A100TCSG324
Used Avail Utilization
# Info: Resource
                           210
# Info: IOs
               39
                                 18.57%
# Info: Global Buffers
                        1
                             32
                                   3.12%
# Info: LUTs
                       7 63400
                                  0.01%
                 1
0
0
# Info: CLB Slices
                            15850
                                  0.01%
                            126800
135
# Info: Dffs or Latches
# Info: Block RAMs
                                   0.00%
# Info: DSP48E1s
                        Θ
                                   0.00%
# Info: -----
# Info: Library: work Cell: flags View: beh
# Info: Number of ports:
# Info: Number of nets:
# Info: Number of instances :
# Info: Number of references to this view :
# Info: Total accumulated area :
# Info: Number of LUTs :
# Info: Number of Primitive LUTs :
# Info: Number of LUTs with LUTNM/HLUTNM :
                               2
# Info: Number of accumulated instances :
```

Figure 1: Device Utilisation for Flags

```
# Info: Device Utilization for 7A100TCSG324
# Info: Resource
                       Used Avail Utilization
                      98 210
# Info: IOs
# Info: Global Buffers
                           32
                                0.00%
                       Θ
                      61 63400 0.10%
# Info: LUTs
                    16 15850 0.10%
0 126800 0.00%
0 135 0.00%
0 240 0.00%
# Info: CLB Slices
# Info: Dffs or Latches
# Info: Block RAMs
# Info: DSP48E1s
# Info: -----
# Info: Number of ports:
# Info: Number of nets:
# Info: Number of instances :
                            189
# Info: Number of references to this view :
# Info: Total accumulated area :
# Info: Number of LUTs :
# Info: Number of Primitive LUTs :
                             61
# Info: Number of MUX CARRYs :
                             57
# Info: Number of accumulated instances :
                            274
```

Figure 2: Device Utilisation for program\_counter

## 4 Condition\_Checker

Condition\_Checker takes the flags and current Instruction as inputs and it gives the Cond as output at every clock edge it updates the Cond. the value of Cond is set according to the lecture slides.

# Info:	******	*****	*****	******
	Device Utilization for 7A100TCSG324			
# Info:	*******	******	******	******
# Info:	Resource	Used	Avail	Utilization
# Info:				
# Info:	I0s	38	210	18.10%
# Info:	Global Buffers	1	32	3.12%
# Info:	LUTs	5	63400	0.01%
# Info:	CLB Slices	1	15850	0.01%
# Info:	Dffs or Latches	8	126800	0.01%
# Info:	Block RAMs	Θ	135	0.00%
# Info:	DSP48E1s	Θ	240	0.00%
U T-6				
	******			
# Info: # Info:	Library: work Cell: Condition	******** n_Checker	******** View:	************* beh
# Info: # Info:	**********	******** n_Checker	******** View:	************* beh
# Info: # Info: # Info:	Library: work Cell: Condition	******** n_Checker	******** View:	************* beh
# Info: # Info: # Info: # Info:	Library: work Cell: Condition	******** n_Checker	******** View:	************* beh
# Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition	******** n_Checker	******** View: ******	************* beh
# Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition  Number of ports: Number of nets:	******** n_Checker *******	******** View: ******** 38 38	************* beh
# Info: # Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition  Number of ports: Number of nets: Number of instances:	******** n_Checker *******	View: ******** 38 38 29	************* beh
# Info: # Info: # Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition  Number of ports: Number of nets: Number of instances: Number of references to this vi	******** n_Checker *******	View: ******** 38 38 29	************* beh
# Info: # Info: # Info: # Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition  Number of ports: Number of nets: Number of instances: Number of references to this visuation of the condition o	******** n_Checker *******	View: View: 38 38 29 0	************* beh
# Info: # Info: # Info: # Info: # Info: # Info: # Info: # Info: # Info:	Library: work Cell: Condition  Number of ports: Number of nets: Number of instances: Number of references to this victual accumulated area: Number of Dffs or Latches:	******** n_Checker *******	View: 38 38 39 0	************* beh
# Info:	Library: work Cell: Condition  Number of ports: Number of nets: Number of instances: Number of references to this voice Total accumulated area: Number of Dffs or Latches: Number of LUTs:	Checker	View: View: 38 38 29 0	************* beh

Figure 3: Device Utilisation for Condition\_Checker

#### 5 Processor

processor designed in this assignment is a single cycle design same as in lecture slides.

The processor contains  ${\rm ALU}$  , register-file , data-memory , flags , program-counter, condition-checker as components in it.

The design includes the increment of PC change in Instructions , signals, Flags etc.. by the clock time.

At every clock edge there is change in PC and correspondingly updating all the signals.

Processor contains two input ports clock and reset when reset is 1 PC automatically converts to X0000000.

and signals are updated corresponding to the clock edge given in testbench.

# 6 Sample Testing Inputs which are in Assignment




Figure 4: Example -1

Few major inputs are shown in respective components.

we can see the PC is incrementing by PC the following example has no branch instructions.

The load,str instructions and DP instructions are shown.

here, the Instr signal and the corresponding signals change by the clock edge Rd,Rm,Rn values at each and every clock edge is shown.

The Flags Z,N,V,C are updated at respective clock cycles and clock edges. The following is the example of branch instruction as we can see the branch loops again and again




Figure 5: Example -2




Figure 6: Example -2