Experiment - 5: Implementation of a 7-Segment Display to Show the Registration Number by Using Quartus Prime

NAME: Jayakrishnan Menon

REG NO: 22BEC1205

DATE: 06/01/2025

Aim:

Write a Verilog RTL code for designing and implementing a 7-segment Display. Also, perform the simulation of the Full Adder using Quartus Prime and Model Sim. Finally, implement the circuit on the FPGA kit, "5CSXFC6D6F31C6N"

Software Required: Quartus Prime, ModelSim


Haraware Required: Altera Cyclone V 5CSXFC6D6F31C6N

Procedure:

- Open Quartus Prime 21.1. Open Quartus Prime 21.1.
- Go to File -> New Project wizard -> select Source folder & type file name -> Next.
- Select Empty Project in Project type -> Next.
- Click on Next in Add Files dialog box.
- Select "Cyclone V SX Extended Features" in Device Family.
- In available devices, select the one ending with "31C6" -> Next.
- Select the tool name as "ModelSim" and Format as "VerilogHDL" in simulation.
- Click on Finish. The project is now created.
- In the Task window, select RTL simulation and run, this would open the ModelSim window.
- Simulate the full adder as you would do using ModelSim by forcing the input values.
- In Compilation -> select compile design.
- Go to Assignments tab -> Pin planner -> Give the location for each i/o pin.
- Go to Hardware Setup -> Select USB.
- Change the file to Fulladder.v in the program/configure option and select Start.

Theory

Seven segment displays are the output display device that provides a way to display information in the form of images or text or decimal numbers which is an alternative to the more complex dot matrix displays. It is widely used in digital clocks, basic calculators, electronic meters, and other electronic devices that display numerical information. It consists of seven segments of light-emitting diodes (LEDs) which are assembled like numerical 8.



Truth Table for an active high 7 segment display

(Note: in Cyclone V 5CSXFC6D6F31C6N the display logic is active low):

	Inp	uts				Seg					
Α	В	C	D	a	b	С	d	е	f	g	
0	0	0	0 0	1	1	1	1	1	1	0	For display 0 For display 1 For display 2 For display 3 For display 4 For display 5 For display 6 For display 7 For display 8 For display 9 For display A For display A For display b For display C
0	0	0	1	0	1	1	0	0	0	0	
0	0	1	0	1	1	0	1	1	0	1	
0	0	1	1	1	1	1	1	0	0	1	
0	1	0	0	0	1	1	0	0	1	1	
0	1	0	1	1	0	1	1	0	1	1	
0	1	1	0	1	0	1	1	1	1	1	
0	1	1	1	1	1	1	0	0	0	0	
1	0	0	0	1	1	1	1	1	1	1	
1	0	0	1	1	1	1	1	0	1	1	
1	0	1	0	1	1	1	0	1	1	1	
1	0	1	1	0	0	1	1	1	1	1	
1	1	0	0	1	0	0	1	1	1	0	
1	1	0	1	0	1	1	1	1	0	1	For display d
1	1	1	0	1	0	0	1	1	1	1	For display E For display F
1	1	1	1	1	0	0	0	1	1	1	roi dispiay r


Source code and Outputs:


```
module sevseg(
  input wire clk,
  output reg [6:0] HEX0,
  output reg [6:0] HEX1,
  output reg [6:0] HEX2,
  output reg [6:0] HEX3,
output reg [6:0] HEX4,
output reg [6:0] HEX5
integer i=0, j=0;
  // 7-segment encoding (Common Anode: Active LOW)
  function [6:0] seg decode;
    input [3:0] digit;
    case (digit)
       4'h0: seg decode = 7'b1000000;
       4'h1: seg decode = 7'b1111001;
       4'h2: seg decode = 7'b0100100;
       4'h3: seg decode = 7'b0110000;
       4'h4: seg decode = 7'b0011001;
       4'h5: seg decode = 7'b0010010;
       4'h6: seg decode = 7'b0000010;
       4'h7: seg decode = 7'b1111000;
      4'h8: seg_decode = 7'b0000000;
4'h9: seg_decode = 7'b0010000;
4'hE: seg decode = 7'b0000110;
4'hC: seg decode = 7'b1000110;
       default: seg decode = 7'b1111111;
    endcase
  endfunction
always@(posedge clk) begin
if(i==0)begin
HEX0 = seg decode(4'h7);
HEX1 = seg decode(4'h8);
HEX2 = seg decode(4'h0);
HEX3 = seg decode(4'h1);
HEX4 = seg decode(4'hC);
HEX5 = seg decode(4'hE);
end
if(i==1)begin
HEX0 = seg decode(4'h5);
HEX1 = seg decode(4'h0);
HEX2 = seg decode(4'h2);
HEX3 = seg decode(4'h1);
HEX4 = seg decode(4'hC);
HEX5 = seg decode(4'hE);
end
j=j+1;
```

i=j%2;


end endmodule

Output:







Technology Map Viewer:




Pin Planning:




Choosing on board 7 Segment Displays:





Hardware Implementation:



22B[EC1205]

Result:

The 7-segment display was successfully designed and implemented using Verilog on the DE10 FPGA board. The registration number 'EC1205' was displayed correctly on the 7-segment display using proper multiplexing and segment encoding techniques. The functionality was verified through simulation and hardware testing, ensuring correct digit transitions and adequate illumination of segments.