# **Experiment - 8: RS232 Transmitter and Receiver Implementation Using Quartus Prime**

NAME: Jayakrishnan Menon

**REG NO: 22BEC1205** 

**DATE:** 12/03/2025

### Aim:

Write a Verilog RTL code for Simulation and Implementation of RS232 protocol. Also, perform the simulation of the circuit using Quartus Prime and Model Sim. Finally, implement these circuits on the FPGA kit, "5CSXFC6D6F31C6N"

Software Required: Quartus Prime, ModelSim

Haraware Required: Altera Cyclone V 5CSXFC6D6F31C6N


#### Procedure:

- Open Quartus Prime 21.1.
- Go to File -> New Project wizard -> select Source folder & type file name -> Next.
- Select Empty Project in Project type -> Next.
- Click on Next in Add Files dialog box.
- Select "Cyclone V SX Extended Features" in Device Family.
- In available devices, select the one ending with "31C6" -> Next.
- Select the tool name as "ModelSim" and Format as "VerilogHDL" in simulation.
- Click on Finish. The project is now created.
- In the Task window, select RTL simulation and run, this would open the ModelSim window.
- Simulate the full adder as you would do using ModelSim by forcing the input values.
- In Compilation -> select compile design.
- Go to Assignments tab -> Pin planner -> Give the location for each i/o pin.
- Go to Hardware Setup -> Select USB.
- Change the file to Fulladder.v in the program/configure option and select Start.

# Theory

- UART, or universal asynchronous receiver-transmitter, is one of the most used device-to-device communication protocols. This article shows how to use UART as a hardware communication protocol by following the standard procedure.
- When properly configured, UART can work with many different types of serial protocols that involve transmitting and receiving serial data. In serial communication, data is transferred bit by bit using a single line or wire. In two-way communication, we use two wires for successful serial data transfer. Depending on the application and system requirements, serial communications needs less circuitry and wires, which reduces the cost of implementation.
- By definition, UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. Asynchronous means there is no clock signal to synchronize the output bits from the transmitting device going to the receiving end.
- The two signals of each UART device are named:
  - Transmitter (Tx) an Venon 22BEC1205
  - Receiver (Rx)

The main purpose of a transmitter and receiver line for each device is to transmit and receive serial data intended for serial communication.



## **Source code and Outputs:**

```
Transmitter:
module uart tx
 #(parameter CLKS PER BIT)
         i Clock,
 input
 input
         i Tx DV,
 input [7:0] i Tx Byte,
          o Tx Active,
 output
 output reg o Tx Serial,
          o Tx Done
 output
 );
 parameter s IDLE
                     = 3'b000;
 parameter s TX START BIT = 3'b001;
 parameter s TX DATA BITS = 3'b010;
 parameter s_TX_STOP_BIT = 3'b011;
parameter s CLEANUP = 3'b100;
                                ienon 22BEC1205
 reg [2:0] r SM Main
                        = 0:
reg [7:0] r Clock Count = 0;
 reg [2:0] r Bit Index = 0;
reg [7:0] r Tx Data
                      = 0;
         r Tx Done
                     = 0;
 reg
         r Tx Active = 0;
 reg
 always @(posedge i Clock)
  begin
   case (r SM Main)
    s IDLE:
     begin
      o Tx Serial <= 1'b1;
                              // Drive Line High for Idle
      r Tx Done
                   <= 1'b0;
      r Clock Count \leq 0;
      r Bit Index \leq 0;
```

```
if (i Tx DV == 1'b1)
   begin
    r Tx Active <= 1'b1;
    r Tx Data <= i Tx Byte;
    r SM Main <= s TX START BIT;
   end
  else
   r SM Main <= s IDLE;
 end // case: s IDLE
// Send out Start Bit. Start bit = 0
s_TX_START_BIT:
 begin
  o_Tx_Serial <= 1'b0;
  // Wait CLKS PER BIT-1 clock cycles for start bit to finish
  if (r Clock Count < CLKS PER BIT-1)
  begin
    r Clock Count <= r Clock Count + 1;
    r SM Main <= s TX START BIT;
   end
  else
   begin
    r Clock Count \leq 0;
    r SM Main
                <= s TX DATA BITS;
   end
 end // case: s TX START BIT
// Wait CLKS PER BIT-1 clock cycles for data bits to finish
s_TX_DATA_BITS:
 begin
  o Tx Serial <= r Tx Data[r Bit Index];
  if (r Clock Count < CLKS PER BIT-1)
   begin
```

```
r Clock Count <= r Clock Count + 1;
    r SM Main <= s TX DATA BITS;
   end
  else
   begin
    r Clock Count <= 0;
    // Check if we have sent out all bits
    if (r Bit Index < 7)
     begin
      r Bit Index \le r Bit Index + 1;
      r SM Main <= s TX DATA BITS;
     end
    else
     begin
      r Bit Index \leq 0;
      r SM Main <= s TX STOP BIT;
     end
end // case: s_TX_DATA_BITS enon 22BEC1205
// Send out Stop bit. Stop bit = 1
s TX STOP BIT:
 begin
  o Tx Serial <= 1'b1;
  // Wait CLKS PER BIT-1 clock cycles for Stop bit to finish
  if (r Clock Count < CLKS PER BIT-1)
   begin
    r Clock Count <= r Clock Count + 1;
                <= s_TX STOP BIT;
    r SM Main
   end
  else
   begin
    r Tx Done
                \leq 1'b1;
    r Clock Count <= 0;
```

```
r SM Main <= s CLEANUP;
       r Tx Active <= 1'b0;
      end
    end // case: s Tx STOP BIT
   // Stay here 1 clock
   s CLEANUP:
    begin
     r Tx Done <= 1'b1;
     r SM Main <= s IDLE;
    end
   default:
    r SM Main <= s IDLE;
  endcase
 end/akrishnan Menon 22BEC1205
assign o_Tx_Active = r_Tx_Active;
assign o_Tx_Done = r_Tx_Done;
endmodule
```

#### **Receiver:**

```
module uart rx
 #(parameter CLKS_PER_BIT)
 input
          i Clock,
 input
          i Rx Serial,
           o Rx DV,
 output
 output [7:0] o Rx Byte
 );
 parameter s IDLE
                      = 3'b000;
 parameter s RX START BIT = 3'b001;
 parameter s RX DATA BITS = 3'b010;
 parameter s_RX_STOP_BIT = 3'b011;
 parameter s CLEANUP
                         = 3'b100;
         r Rx Data R = 1'b1;
 reg
         r Rx Data = 1'b1;
 reg
 reg [7:0] r Clock Count = 0;
reg [2:0] r_Bit_Index = 0; //8 bits total
reg [7:0] r_Rx_Byte = 0;
         r Rx DV
 reg
                     = 0;
 reg [2:0]
          r SM Main = 0;
 // Purpose: Double-register the incoming data.
 // This allows it to be used in the UART RX Clock Domain.
 // (It removes problems caused by metastability)
 always @(posedge i_Clock)
  begin
   r Rx Data R <= i Rx Serial;
   r Rx Data <= r Rx Data R;
  end
 // Purpose: Control RX state machine
 always @(posedge i Clock)
  begin
   case (r_SM_Main)
    s IDLE:
     begin
      r Rx DV
                  <= 1'b0;
```

```
r Clock Count \leq 0;
  r Bit Index \leq 0;
  if (r Rx Data == 1'b0)
                      // Start bit detected
   r_SM_Main <= s_RX_START_BIT;
  else
   r SM Main <= s IDLE;
 end
// Check middle of start bit to make sure it's still low
s_RX_START_BIT:
 begin
  if (r Clock Count == (CLKS PER BIT-1)/2)
   begin
    if (r Rx Data == 1'b0)
     begin
      r Clock Count <= 0; // reset counter, found the middle
                   <= s RX DATA BITS;
      r SM Main
     end
    else
     r SM Main <= s IDLE;
                   ian Menon 22BEC1205
   begin
    r Clock Count <= r Clock Count + 1;
    r SM Main <= s RX START BIT;
   end
 end // case: s RX START BIT
// Wait CLKS PER BIT-1 clock cycles to sample serial data
s RX DATA BITS:
 begin
  if (r Clock Count < CLKS PER BIT-1)
   begin
    r_Clock_Count <= r_Clock_Count + 1;
    r SM Main <= s RX DATA BITS;
   end
  else
   begin
    r Clock Count
    r Rx Byte[r Bit Index] <= r Rx Data;
```

```
// Check if we have received all bits
    if (r_Bit_Index < 7)
     begin
      r Bit Index \le r Bit Index + 1;
      r_SM_Main <= s_RX_DATA_BITS;
     end
    else
     begin
      r Bit Index \leq 0;
      r SM Main <= s RX STOP BIT;
     end
   end
 end // case: s_RX_DATA_BITS
// Receive Stop bit. Stop bit = 1
s RX STOP BIT:
 begin
  // Wait CLKS PER BIT-1 clock cycles for Stop bit to finish
  if (r Clock Count < CLKS PER BIT-1)
   begin
   r_Clock_Count <= r_Clock_Count + 1;
r_SM_Main <= s_RX_STOP_BIT;
   end
  else
   begin
    r Rx DV
                <= 1'b1;
    r Clock Count <= 0;
    r_SM_Main <= s_CLEANUP;
   end
 end // case: s RX STOP BIT
// Stay here 1 clock
s CLEANUP:
begin
  r SM Main <= s IDLE;
  r_Rx_DV \le 1'b0;
 end
default:
 r SM Main <= s IDLE;
```

```
endcase
end

assign o_Rx_DV = r_Rx_DV;
assign o_Rx_Byte = r_Rx_Byte;
endmodule // uart rx
```

Jayakrishnan Menon 22BEC1205

#### **Testbench:**

```
'timescale 1ns/10ps
module rsrx ();
 // Testbench uses a 10 MHz clock
 // Want to interface to 115200 baud UART
 // 10000000 / 115200 = 87 Clocks Per Bit.
 parameter c CLOCK PERIOD NS = 100;
 parameter c CLKS PER BIT = 87;
 parameter c_BIT_PERIOD
                           = 8600;
 reg r Clock = 0;
 reg r Tx DV = 0;
 wire w Tx Done;
 reg [7:0] r Tx Byte = 0;
 reg r Rx Serial = 1;
 wire [7:0] w Rx Byte;
 // Takes in input byte and serializes it
task UART_WRITE_BYTE;
  input [7:0] i Data;
  integer ii; us nan Menn 22BEC1205
   // Send Start Bit
   r Rx Serial <= 1'b0;
   #(c BIT PERIOD);
   #1000;
   // Send Data Byte
   for (ii=0; ii<8; ii=ii+1)
    begin
     r Rx Serial <= i Data[ii];
     #(c BIT PERIOD);
    end
   // Send Stop Bit
   r Rx Serial <= 1'b1;
   #(c BIT PERIOD);
  end
 endtask // UART WRITE BYTE
 uart rx #(.CLKS PER BIT(c CLKS PER BIT)) UART RX INST
  (.i Clock(r Clock),
  .i Rx Serial(r Rx Serial),
```

```
.o Rx DV(),
 .o Rx Byte(w Rx Byte)
 );
uart tx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_TX_INST
 (.i Clock(r Clock),
 .i Tx DV(r Tx DV),
 .i Tx Byte(r Tx Byte),
 .o Tx Active(),
 .o Tx Serial(),
 .o Tx Done(w Tx Done)
 );
always
#(c CLOCK PERIOD NS/2) r Clock <= !r Clock;
// Main Testing:
initial
 begin
  // Tell UART to send a command (exercise Tx)
  @(posedge r Clock);
                                  Menon 22BEC1205
 (a)(posedge r Clock);
 r Tx DV <= 1'b1;
  r Tx Byte <= 8'hAB; //Change and check
  @(posedge r Clock);
  r Tx DV \leq 1'b0;
  @(posedge w Tx Done);
  // Send a command to the UART (exercise Rx)
  @(posedge r Clock);
  UART WRITE BYTE(r Tx Byte);
  @(posedge r Clock);
  // Check that the correct command was received
  if (w Rx Byte == r_Tx_Byte)
   $display("Test Passed - Correct Byte Received");
  else
   $display("Test Failed - Incorrect Byte Received");
```

```
@(posedge r Clock);
 @(posedge r Clock);
 r Tx DV \leq 1'b1;
 r Tx Byte <= 8'h32; //Change and check
 @(posedge r Clock);
 r Tx DV \leq 1'b0;
 @(posedge w Tx Done);
 // Send a command to the UART (exercise Rx)
 @(posedge r Clock);
 UART WRITE BYTE(r Tx Byte);
 @(posedge r Clock);
 // Check that the correct command was received
 if (w Rx Byte == r Tx Byte)
  $display("Test Passed - Correct Byte Received");
 else
  $display("Test Failed - Incorrect Byte Received");
end
```

endmodule

# Jayakrishnan Menon 22BEC1205

# **Output:**

