Experiment - 9: Single and Dual Port RAM and ROM Using Quartus Prime

NAME: Jayakrishnan Menon

REG NO: 22BEC1205

DATE: 12/03/2025

Aim:

Write a Verilog RTL code for Simulation and Implementation of Single and Dual Port RAM and ROM. Also, perform the simulation of the circuit using Quartus Prime and Model Sim. Finally, implement these circuits on the FPGA kit, "5CSXFC6D6F31C6N"

Software Required: Quartus Prime, ModelSim


Haraware Required: Altera Cyclone V 5CSXFC6D6F31C6N

Procedure: rishnan Menon 22BEC1205


- Open Quartus Prime 21.1.
- Go to File -> New Project wizard -> select Source folder & type file name -> Next.
- Select Empty Project in Project type -> Next.
- Click on Next in Add Files dialog box.
- Select "Cyclone V SX Extended Features" in Device Family.
- In available devices, select the one ending with "31C6" -> Next.
- Select the tool name as "ModelSim" and Format as "VerilogHDL" in simulation.
- Click on Finish. The project is now created.
- In the Task window, select RTL simulation and run, this would open the ModelSim window.
- Simulate the full adder as you would do using ModelSim by forcing the input values.
- In Compilation -> select compile design.
- Go to Assignments tab -> Pin planner -> Give the location for each i/o pin.
- Go to Hardware Setup -> Select USB.
- Change the file to Fulladder.v in the program/configure option and select Start.

Theory

- A single port memory is a type of memory that can be accessed by only one device or process at a time. In this type of memory, data can be written and read from the same port.
- It is generally used in applications where only one processor is used, and the memory is no required to be accessed by multiple processors simultaneously.
- A single-port RAM (Random Access Memory) is a type of digital memory component that allows data to be read from and written to a single memory location (address) at a time. It is a simple form of memory that provides a basic storage mechanism for digital systems.
- Each memory location in a single-port RAM can store a fixed number of bits (usually a power of 2, such as 8, 16, 32, etc.).



- The recent technology has developed dual port memories. Now it is possible to access the same address locations through two ports.
- Dual port memories have simplified many problems in designing digital systems.
- Both ROM and RAM can be of dual port. The block diagram of a true dual port RAM is shown below.



Source code and Outputs:

```
Single Port RAM:
```


```
module singpram(
input [2:0] data,
input [5:0] addr,
input we, clk,
output [2:0] q
);
reg [2:0] ram[63:0];
reg [5:0] addr reg;
always @ (posedge clk)begin
// Write
if (we)
ram[addr] <= data;
addr reg <= addr;
end
Jayakrishnan Menon 22BEC1205
assign q = ram[addr reg];
```

endmodule




Single Port ROM:

```
module singpram(
input [5:0] addr,
input clk,
output [3:0] q
reg [3:0] rom[63:0];
reg [5:0] addr_reg;
initial begin
rom[0]=4'b0000;
rom[1]=4'b0001;
rom[2]=4'b0010;
rom[3]=4'b0011;
rom[4]=4'b0100;
rom[5]=4'b0101;
rom[6]=4'b0110;
rom[7]=4'b0111;
rom[8]=4'b1000;
rom[9]=4'b1001;
rom[10]=4'b1010;
rom[11]=4'b1011; Shah Menon 22BEC1205
rom[12]=4'b1100;
rom[13]=4'b1101;
rom[14]=4'b1110;
rom[15]=4'b1111;
end
always @ (posedge clk)begin
addr reg <= addr;
end
assign q = rom[addr reg];
endmodule
```



Dual Port RAM:

```
module Dual Port RAM (
input clk,
input we a,
input we b,
input [3:0] addr a,
input [3:0] addr b,
input [7:0] din a,
input [7:0] din b,
output reg [7:0] dout a,
output reg [7:0] dout_b
reg [7:0] ram [15:0];
always @(posedge clk) begin
// Port A operations
if (we a)
ram[addr a] <= din a;
dout_a <= ram[addr_a]; // Ensure read after write is handled correctly
// Port B operations
if (we b)
ram[addr_b] <= din_b;
dout_b <= ram[addr_b]; // Ensure read after write is handled correctly
endmodule
```




Dual Port ROM:

```
module Dual Port ROM (
input [3:0] addr a, addr b, // Two 4-bit address inputs
output reg [7:0] data a, data b // Two 8-bit data outputs
);
// ROM Memory Initialization (Preloaded values)
reg [7:0] rom [15:0];
initial begin
rom[0] = 8'h12; rom[1] = 8'h34; rom[2] = 8'h56; rom[3] = 8'h78;
rom[4] = 8'h9A; rom[5] = 8'hBC; rom[6] = 8'hDE; rom[7] = 8'hF0;
rom[8] = 8'h11; rom[9] = 8'h22; rom[10] = 8'h33; rom[11] = 8'h44;
rom[12] = 8'h55; rom[13] = 8'h66; rom[14] = 8'h77; rom[15] = 8'h88;
end
always @(*) begin
data a = rom[addr a]; // Read data from address A
data b = rom[addr \ b]; // Read data from address B
end
endmodule
```




Pin Planning:

RAM (Single Port):




ROM (Single Port): hnan Menon 22BEC1205




RTL Viewer:

RAM (Single Port):




ROM (Single Port): hnan Menon 22BEC1205




Technology Map Viewer:

RAM (Single Port):




Jayakrishnan Menon 22BEC1205

ROM (Single Port):




Logic Utilization:

RAM (Single Port):




ROM (Single Port): nan Menon 22BEC1205




Timing Analysis:

RAM (Single Port):



ROM (Single Port):



Jayakrishnan Menon 22BEC1205

Hardware Implementation:

RAM (Single Port):

Location:000000 Data:111




Location:010101 Data:011



ROM (Single Port):

Location:000011 Data:0011



Location:001111 Data:1111



