Unit-1 Problems

- A computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has 4 parts an indirect bit, an operation code, a register code part to specify one of 64 registers, and address part.
- How many bits are there in the operation code, the register code part and address part?
- Draw the instruction word format and indicate the number of bits in each part.
- How many bits are there in the data and address inputs of the memory

```
Memory Size =256 K

No. of bits to encode memory address = 2^8 \times 2^{10} = 2^{18}

Number of Registers = 64

No. of bits to encode register no = 2^6

Size of the memory word =32 bits

a) Address - 18 bits

Register code - 6 bits


Indirect \frac{-1 \text{ bit}}{25 \text{ bits}}

32-25 = 7 bits for opcode
```

b)	1	7	6	18	=32 bits
	Ι	Opcode	Register	Address	

c) Data =32 bits; address =18 bits

- A two word instruction is stored in memory at an address specification by the symbol <u>W</u>. The address field of the instruction is (stored at w+1) is designated by the symbol <u>Y</u>. the operand used during the execution of instruction is stored at an address symbolized by <u>Z</u>. an index register contains a value <u>X</u>. State how <u>Z</u> is calculated from the other addresses if the addressing mode is:
 - (a) direct
 - (b) indirect
 - (c) relative
 - (d) indexed



 A Program Counter contains a number 825 and the address part of the instruction contains the number 24. The effective address in the relative addressing mode when the instruction is read from the memory is ____

A.849

B.850

C.801

D.802

- Suppose PC = 825. Address part has 24.
 - The instruction at the location 825 is read from memory during fetch and PC is incremented by 1 to 826. 826 + 24 = 850.

what is the difference between a direct and indirect addressed instruction?

How many reference are needed for each type of instruction if the instruction is in memory and to bring an operand into a processor register

- **=** a direct address instruction needs 2 reference to memory.
 - 1) Read instruction 2) Read operand
- → an indirect address instruction needs 3 reference
 - 1) Read instruction 2) Read E.A of operand 3) Read operand

• A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is 16.

problem #6: Performance

Suppose we have two computers A and B.

Computer A has a clock cycle of 1 ns and performs 2 instructions per cycle. Computer B, instead, has a clock cycle of 600 ps and performs 1.25 instructions per cycle.

Assuming a program requires the execution of the same number of instructions in both computers:

• Which computer is faster for this program?

problem #6 : Performance

```
• Computer A performs = 2 instructions x 1 cycle

1 cycle
10 ^ -9 seconds

= 2 × 10^ 9 instructions
second

Computer B performs = 1.25 instructions × 1 cycle
1 cycle
600×10 ^ -12 seconds

= 2.08 × 10 ^ 9 instructions
second
```

Computer B performs more instructions per second, thus it is the fastest for this program

problem 7 : CPI Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$\begin{aligned} \text{Clock Rate}_{\text{B}} &= \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}} \\ \text{Clock Cycles}_{\text{A}} &= \text{CPU Time}_{\text{A}} \times \text{Clock Rate}_{\text{A}} \\ &= 10\text{s} \times 2\text{GHz} = 20 \times 10^9 \\ \text{Clock Rate}_{\text{B}} &= \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz} \end{aligned}$$

Problem#7 : CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
CPU Time _{A} = Instructio _{A} n Count _{A} Cycle Time _{A} = I_{A} 1 count _{A} CPU Time _{A} = Instructio _{A} n Count _{A} CPU Time _{A} = Instructio _{A} n Count _{A} CPU Time _{A} = I_{A} CPU Time _{A} CPU Time _{A} = I_{A} CPU Time _{A} CPU Time _{A}
```

problem #8 : Performance

• Assume a new web-server with a CPU being 10 times faster on computation than the previous web-server. I/O performance is not improved compared to the old machine. The web-server spends 40% of its time in computation and 60% in I/O. How much faster is the new machine overall?

problem #8 : Performance

- Fraction enh =40%
- Speedup enh =10

$$Speedup overall = \frac{Ex Time_{old}}{Ex Time_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

problem #8 : Performance

• Speedup overall =
$$\frac{1}{(1-0.4)+.4}$$

= $\frac{1}{10}$
= $\frac{1}{0.64}$
= $\frac{1}{56}$

problem #9 : Performance

- Example: Consider a graphics card
- 50% of its total execution time is spent in floating point operations
- 20% of its total execution time is spent in floating point square root operations (FPSQR).
- Option 1: improve the FPSQR operation by a factor of 10.
- Option 2: improve all floating point operations by a factor of 1.6
- Which design is better?

problem #9 : Performance

$$Speedup_{\textit{overall}} = \frac{Time_{\textit{org}}}{Time_{\textit{onh}}} = \frac{1}{(1 - Fraction_{\textit{onh}}) + \frac{Fraction_{\textit{onh}}}{Speedup_{\textit{onh}}}}$$

problem #9: Performance

$$\frac{Speedup_{FPSQR}}{(1-0.2)+(\frac{0.2}{10})} = \frac{1}{0.82} = 1.22$$

Speedup_{FP} =
$$\frac{1}{(1-0.5)+(\frac{0.5}{1.6})} = \frac{1}{0.8125} = \frac{1}{0.8125}$$
 Option 2 slightly faster