

Tutorial TO

Partha Pratin Das

Tutorial Reca

Objectives of Outline

Example Buil
Why make?

Anatomy of a makefile

Variables Variables

Source Organization

Options and Featu Capabilities and

Tutorial Summar

## Programming in Modern C++

Tutorial T03: How to build a C/C++ program?: Part 3: make Utility

#### Partha Pratim Das

Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

ppd@cse.iitkgp.ac.in

All url's in this module have been accessed in September, 2021 and found to be functional



# Tutorial Recap

#### Tutorial Recap

- Understood the overall build process for a C/C++ project with specific reference to the build pipeline of GCC
- Understood the differences and relationships between source and header files
- Understood how CPP can be harnessed to manage code during build
- Understood the management of C/C++ dialects and C/C++ Standard Libraries

Partha Pratim Das T03.2



# **Tutorial Objective**

Tutorial T0

Partha Pratii Das

Tutorial Recar

Objectives & Outline

make Utility Example Buil Why make?

Anatomy of a makefile Simple makefi Variables Dependency

make Command
Options and Featu
Capabilities and
Derivatives

Tutorial Summa

- Building a software project is a laborious, error-prone, and time consuming process. So it calls for automation by scripting
- make, primarily from GNU, is the most popular free and open source dependency-tracking builder tool that all software developers need to know



#### **Tutorial Outline**

Tutorial T0

Partha Pratii Das

Tutorial Reca

Objectives &

make Utility
Example Build
Why make?

Anatomy of a makefile

Simple makefile
Variables
Dependency
Source Organization

make Command
Options and Features
Capabilities and
Derivatives

Tutorial Summar

- Tutorial Recap
- 2 make Utility
  - Example Build
  - Why make?
- Anatomy of a makefile
  - Simple makefile
  - Simple and Recursive Variables
  - Dependency
  - Source Organization
- 4 make Command
  - Options and Features
  - Capabilities and Derivatives
- **5** Tutorial Summary



# make Utility

Tutorial T

Partha Pratio

Tutorial Reca

make Utility

Example Buil

Anatomy of a

makefile

Variables

Source Organization

Options and Features

Capabilities and

Tutorial Summar



# make **Utility**

**Source**: Accessed 15-Sep-21 GNU make Manual GNU Make A Simple Makefile Tutorial



#### make Utility: Example Build

Tutorial 103

Partha Pratio

Objectives & Outline

Example Build
Why make?

Anatomy of a makefile Simple makefile Variables Dependency Source Organization

nake Command
Options and Features
Capabilities and
Derivatives

Tutorial Summar

• Consider a tiny project comprising three files - main.c, hello.c, and hello.h in a folder

```
main.c
                                         hello.c
                                                                       hello.h
#include "hello.h"
                            #include <stdio.h>
                                                              // example include file
                            #include "hello.h"
                                                              #ifndef __HEADER_H
int main() {
                                                              #define __HEADER_H
    // call a function in
                            void mvHello(void) {
    // another file
                                 printf("Hello World!\n");
                                                              void mvHello(void);
    myHello();
                                 return;
    return 0:
                                                              #endif // __HEADER_H
```

• We build this by executing the command in the current folder (-I.):

gcc -o hello hello.c main.c -I. // Generates hello.o & main.o and removes at the end which actually expands to:

```
gcc -c hello.c -I. // Compile and Generate hello.o
gcc -c main.c -I. // Compile and Generate main.o
gcc -o hello hello.o main.o -I. // Link and Generate hello
rm -f hello.o main.o // Is it really necessary? . hello.o & main.o may be retained
```



## Why we need make Utility?

Tutorial T0

Partha Pratin Das

Tutorial Reca

make Utility Example Build

Example Build
Why make?
Anatomy of

makefile
Simple makefile
Variables
Dependency
Source Organization

take Command
Options and Features
Capabilities and
Derivatives

utorial Summar

- This manual process of build would be difficult in any practical software project due to:
  - [Volume] Projects have hundreds of folders, source and header files. They need hundreds
    of commands. It is time-taking to type the commands and is error-prone
  - o [Workload] Build needs to be repeated several times a day with code changes in some file/s
  - [Dependency] Often with the change in one file, all translation units do not need to be re-compiled (assuming that we do not remove .o files). For example:
    - ▷ If we change only hello.c, we do not need to execute gcc -c main.c -I. // main.o is already correct
    - ▷ If we change only main.c, we do not need to execute gcc -c hello.c -I. // hello.o is already correct

There are dependencies in build that can be exploited to optimize the build effort

- [Diversity] Finally, we may need to use different build tools for different files, different build flags, different folder structure etc.
- This calls for automation by scripting. GNU Make is a tool which controls the generation of executables and other non-source files of a program from the program's source files



#### Why we need make Utility?: What happened in Bell Labs

Tutorial T0

Partha Pratio

Tutorial Reca

Outline

Example Buil


Why make?

Anatomy of a makefile

Variables
Dependency

make Command
Options and Features
Capabilities and

Tutorial Summar



Broadlinux | Linux of Things

Stuart Feldman created make in April 1976 at Bell Labs

Makefile Martial Arts - Chapter 1. The morning of creation



# Anatomy of a makefile

#### Anatomy of a makefile

```
target [target ...]: [component ...]
Tab ≒ [command 1]
Tab ≒ [command n]
              Make (software), Wikipedia
```

## Anatomy of a makefile



#### makefile: Anatomy

Tutorial T0

Partha Pratir Das

Tutorial Reca

Outline make Utility

Example Build Why make?

makefile
Simple makefile

Dependency
Source Organization

make Command
Options and Feature
Capabilities and
Derivatives

Futorial Summar

• A simple make file would be like (makefile\_1.txt):

```
hello: hello.c main.c gcc -o hello hello.c main.c -I.
```

Write these lines in a text file named makefile or Makefile and run make command and it will execute the command:

```
$ make
gcc -o hello hello.c main.c -I.
```

Make file comprises a number of Rules. Every rule has a target to build, a colon separator (:), zero or more files on which the target depends on and the commands to build on the next line hello: hello: main.c # Rule 1
 gcc -o hello hello: main.c -I.

- Note:
  - o There must be a tab at the beginning of any command. Spaces will not work!
  - If any of the file in the dependency (hello.c or main.c) change since the last time make was
    done (target hello was built), the rule will fire and the command (gcc) will execute. This
    is decided by the last update timestamp of the files
  - Hash (#) starts a comment that continues till the end of the line



#### makefile: Anatomy

Tutorial TO

Partha Pratir Das

Tutorial Reca

Objectives & Outline

Example Build
Why make?


Anatomy of a

Simple makefile

Dependency

make Command
Options and Featu
Capabilities and

Tutorial Summar



How to Write a Makefile with Ease



#### makefile: Architecture

Tutorial T0

Partha Pratio

Tutorial Reca

Objectives & Outline

Example Buil
Why make?

Anatomy of a


Simple makefile

Dependency

nake Command

Options and Featur Capabilities and Derivatives

Tutorial Summar



Broadlinux | Linux of Things

Makefile Martial Arts - Chapter 1. The morning of creation



#### makefile: Simple and Recursive Variables

# CC is a simple variable, gcc is its value

Variables

• We can make the make file smarter (makefile\_2.txt) using variables:

```
CC := gcc
# CFLAGS is a recursive variable. -I. is its value
CFLAGS = -I.
hello: hello.c main.c
                             # Rule 1
    $(CC) -o hello hello.c main.c $CFLAGS
# $(CC) is value gcc of CC, $CFLAGS is value -I. of CFLAGS, Variables can be expanded by $(.) or ${.}
```

- If there are several commands, to change gcc to g++, we just need to change one line CC=g++.
- There are two types of variables in make (Chapter 3. Variables and Macros, O'Reilly)
  - Simply expanded variables (defined by := operator) and evaluated as soon as encountered
  - Recursively expanded variables (by =) and lazily evaluated, may be defined after use

```
Simply Expanded
                              Recurively Expanded
MAKE DEPEND := \$(CC) -M
                           MAKE DEPEND = \$(CC) - M
# Some time later
                           # Some time later
CC = gcc
                           CC = gcc
            $(MAKE_DEPEND)$ expands to:
```

<space>-M

Partha Pratim Das



#### makefile: Dependency

\$(CC) -o hello hello o main.o -I.

Tutorial T0

Partha Pratir Das

Objectives & Outline

make Utility
Example Build
Why make?

makefile
Simple makefil

Dependency
Source Organization

make Command
Options and Features
Capabilities and
Derivatives

utorial Summa

 We are still missing the dependency on the include (header) files. If hello.h changes, the above Rule 1 will not detect the need for a re-build. So we improve further (makefile\_3.txt):

```
CC=gcc
CFLAGS=-T
#Set of header files on which .c depends
DEPS = hello.h
# Rule 1: Applies to all files ending in the .o suffix
# The .o file depends upon the .c version of the file and the .h files in the DEPS macro
# To generate the .o file, make needs to compile the .c file using the CC macro
# The -c flag says to generate the object file
# The -o $@ says to put the output of the compilation in the file named on the LHS of :
# The $< is the first item in the dependencies list
%.o: %.c $(DEPS)
    \$(CC) - c - o \$0 \$ < \$(CFLAGS)
hello: hello.o main.o
                            # Rule 2: Link o files
```



#### makefile: Dependency

Tutorial T

Partha Pratii Das

Tutorial Reca

Objectives
Outline

make Utility
Example Build
Why make?

makefile Simple makefi

Dependency
Source Organization

make Command
Options and Feature
Capabilities and
Derivatives

Tutorial Summar

```
• We can further simplify on the object files (makefile_4.txt):
  CC=gcc
  CFLAGS=-T.
  DEPS = hello h
  #Set of object files on which executable depends
  OBJ = hello.o main.o
  # Rule 1: Applies to all files ending in the .o suffix
  %.o: %.c $(DEPS)
      \$(CC) - c - o \$0 \$ < \$(CFLAGS)
  # Rule 2: Linking step, applies to the executable depending on the file in OBJ macro
  # The -o $@ says to put the output of the linking in the file named on the LHS of :
  # The $^ is the files named on the RHS of :
  hello: \$(OBJ)
      $(CC) -o $0 $^ $(CFLAGS)
```



#### makefile: Code Organization

Partha Pratio

Tutorial Reca Objectives & Outline

make Utility Example Build Why make?

Anatomy of a makefile
Simple makefile
Variables
Dependency
Source Organization

make Command
Options and Featur
Capabilities and
Derivatives

Tutorial Summa

- Finally, let us introduce a source organization that is typical of a large project where under a project Home folder, we have the following folders:
  - Home: The make file and the following folders:
    - ▷ bin: The executable of the project. For example hello / hello.exe
    - ▷ inc: The include / header (.h) files of the project. For example hello.h
    - ▷ lib: The local library files (.a) of the project
    - ▷ obj: The object files (.o) of the project. For example hello.o & main.o
    - ▷ src: The source files (.c/.cpp) of the project. For example hello.c & main.c



#### makefile: Code Tree

Partha Pratin

Tutorial Reca

Objectives & Outline

make Utility
Example Build
Why make?

Anatomy of makefile

Variables

Source Organization

Options and Feature
Capabilities and
Derivatives

Tutorial Summar

```
Home // Project Home
  ---- bin // Application binary
        ---- hello.exe
      inc // Headers files to be included in application
        ---- hello.h
  --- lib // Library files to be linked to application. Check Tutorial Static and Dynamic Library
  ---- obj // Object files
        ---- hello.o
        ---- main.o
      src // Source files
        ---- hello.c
        ---- main.c
      makefile // Makefile
```



#### makefile: Code Organization

```
Tutorial T0
```

Partha Pratir Das

Tutorial Reca

Objectives & Outline

make Utility
Example Build
Why make?

Anatomy of a makefile

Variables

Dependency

Source Organization

Options and Features
Capabilities and
Derivatives

utorial Summa

```
• To handle this hierarchy, we modify as (makefile_5.txt):
    CC = gcc
    # Folders
    BDIR = bin
    IDIR = inc
    LDIR = lib
    ODIR = obi
    SDIR = src
    # Flags
    CFLAGS = -I\$(IDIR)
    # Macros
    DEPS = hello.h # Add header files here
    DEPS = $(patsubst %,$(IDIR)/%,$(_DEPS))
    SRC = hello.c main.c # Add source files here
    SRC = $(patsubst %,$(SDIR)/%,$(_SRC))
    _OBJ = hello.o main.o # Add source files here
    OBJ = \$(patsubst \%, \$(ODIR)/\%, \$(_OBJ))
    # Rule 1: Object files
    $(ODIR)/%.o: $(SDIR)/%.c $(DEPS): $(CC) -c -o $@ $< $(CFLAGS) -I.
    #Rule 2: Binary File Set binary file here
    $(BDIR)/hello: $(OBJ): $(CC) -o $0 $^ $(CFLAGS)
    # Rule 3: Remove generated files. .PHONY rule keeps make from doing something with a file named clean
    PHONY: clean
    clean: ; del $(ODIR)\*.o $(BDIR)\*.exe
# rm -f $(ODIR)/*.o *~ core $(INCDIR)/*~
Programming in Modern C++
                                                       Partha Pratim Das
                                                                                                       T03 18
```



#### make Command

Tutorial T

Partha Pratir Das

Tutorial Reca

Objectives

make Utility Example Bui

Anatomy of a

makefile

Simple makefi
Variables

Source Organization

make Command
Options and Featur

Options and Feature Capabilities and Derivatives

Tutorial Summar



make Command



#### make Command: Options and Features

Options and Features

```
    The format of make command is:

           make [ -f makefile ] [ options ] ... [ targets ] ...
   make executes commands in the makefile to update one or more target names

    With no -f. make looks for makefile, and Makefile. To use other files do:

       $ make -f makefile 1.txt
                                               // Using makefile_1.txt
       gcc -o hello hello.c main.c -I.
    o make updates a target if its prerequisite files are dated. Starting empty obj & bin folders:
       $ make -f makefile_5.txt obj/hello.o // Build hello.o, place in obj
       gcc -c -o obj/hello.o src/hello.c -Iinc -I.
       $ make -f makefile_5.txt obj/main.o // Build main.o, place in obj
       gcc -c -o obj/main.o src/main.c -Iinc -I.
       $ make -f makefile 5.txt bin/hello
                                               // Build hello.exe linking .o files and place in bin
       gcc -o bin/hello obi/hello.o obi/main.o -Iinc
       $ make -f makefile 5.txt clean
                                               // Remove non-text files generated - obj/*.o & bin/*.exe
       del obi\*.o bin\*.exe
       $ make -f makefile_5.txt
                                               // By default targets bin/hello and builds all
       gcc -c -o obj/hello.o src/hello.c -Iinc -I.
       gcc -c -o obi/main.o src/main.c -Iinc -I.
gcc -o bin/hello obj/hello.o obj/main.o -Iinc Programming in Modern C++
```

Partha Pratim Das



#### make Command: Options and Features

Tutorial T0

Partha Pratin Das

Tutorial Reca

Outline make Utility

Example Build
Why make?

makefile
Simple makefil
Variables

Dependency
Source Organizati

make Command
Options and Features
Capabilities and
Derivatives

Futorial Summa

- More make options / features:
  - $\circ$  To change to directory  $\operatorname{\mathtt{dir}}$  before reading the makefiles, use  $\operatorname{\mathtt{-C}}$   $\operatorname{\mathtt{dir}}$
  - $\circ$  To print debugging information in addition to normal processing, use -d
  - o To specify a directory dir to search for included makefiles, use -I dir
  - To print the version of the make program, use ¬v. We are using

```
GNU Make 3.81

Copyright (C) 2006 Free Software Foundation, Inc.

This is free software; see the source for copying conditions.

There is NO warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
```

```
This program built for i386-pc-mingw32
```

- o make can be recursive one make file may include a command to make another
- Multiline: The backslash ("\") character gives us the ability to use multiple lines when the commands are too long

```
some_file:
    echo This line is too long, so \
    it is broken up into multiple lines
```

- Comments: Lines starting with # are used for comments
- Macros: Besides simple and recursive variables, make also supports macros



#### make Utility: Capabilities and Derivatives

Tutoriai To

Das

make Utility
Example Build

Anatomy of a makefile

Simple makefile
Variables
Dependency
Source Organization
take Command
Options and Feature

Capabilities and Derivatives

Tutorial Summai

- make was created by Stuart Feldman in April 1976 at Bell Labs and included in Unix since PWB/UNIX 1.0. He received the 2003 ACM Software System Award for make
- make is one of the most popular build utilities having the following major Capabilities:
  - make enables the end user to build and install a package without knowing the details of how that is done (it is in the makefile supplied by the user)
  - make figures out automatically which files it needs to update, based on which source files
    have changed and automatically determines the proper order for updating files
  - o make is not limited to any particular language C, C++, Java, and so on.
  - o make is not limited to building a package can control installation/uninstallation etc.
- make has several **Derivative** and is available on all OS platforms:
  - GNU Make (all types of Unix): Used to build many software systems, including:
    - ▷ GCC, the Linux kernel, Apache OpenOffice, LibreOffice, and Mozilla Firefox
  - Make for Windows, GnuWin32 (We are using here)
  - Microsoft nmake, a command-line tool, part of Visual Studio
  - Kati is Google's replacement of GNU Make, used in Android OS builds. It translates the makefile into Ninja (used for Chrome) for faster incremental builds



# **Tutorial Summary**

Tutorial TO

Partha Pratii Das

Tutorial Reca

Objectives Outline

Example Bui

Anatomy of makefile

Variables
Dependency

Source Organization

Options and Featu Capabilities and Derivatives

**Tutorial Summary** 

• Learnt make, the most popular free and open source dependency-tracking builder tool, with its anatomy, architecture and options through a series of examples