


Learning Objectives:

> 8086 Instruction format



Intel 8086 Instruction General Format



General instruction format. (Reprinted by permission of Intel Corp. Copyright/Intel Corp. 1979)



Encoding of REG field

REG	W = 0	W = 1				
000	AL	AX				
001	CL	CX				
010	DL	DX				
011	BL	BX				
100	AH	SP				
101	CH	BP				
110	DH	SI				
111	BH	DI				



MOD/R/M				MOD	11
	MOD 00	MOD 01	MOD 10	W = 0	W = 1
000	(BX) + (SI)	(BX) + (SI) + d8	(BX) + (SI) + d16	AL	AX
001	(BX) + (DI)	(BX) + (DI) + d8	(BX) + (DI) + d16	CL	CX
010	(BP) + (SI)	(BP) + (SI) + d8	(BP) + (SI) + d16	DL	DX
011	(BP) + (DI)	(BP) + (DI) + d8	(BP) + (DI) + d16	BL	BX
100	(SI)	(SI) + d8	(SI) + d16	AH	SP
101	(DI)	(DI) + d8	(DI) + d16	CH	BP
110	d16	(BP) + d8	(BP) + d16	DH	SI
111	(BX)	(BX) + d8	(BX) + d16	BH	DI
	← Me	mery Mode (EA Calcu	ulation) →	← Regist	er Mode



Encoding of R/M field for MOD = 11

R/M	$\mathbf{W} = 0$	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	CH	BP
110	DH	SI
111	BH	DI

Encoding of R/M field for MOD = 00, 01, 10

R/M	MOD 00	MOD 01	MOD 10
000	(BX) + (SI)	$(BX) + (SI) + D_g$	$(BX) + (SI) + D_{16}$
001	(BX) + (DI)	$(BX) + (DI) + D_8$	$(BX) + (DI) + D_{10}$
010	(BP) + (SI)	$(BP) + (SI) + D_8$	$(BP) + (SI) + D_{16}$
011	(BP) + (DI)	$(BP) + (DI) + D_8$	$(BP) + (DI) + D_{16}$
100	(SI)	$(SI) + D_8$	$(SI) + D_{16}$
101	(DI)	$(DI) + D_8$	$(DI) + D_{16}$
110	Direct address	$(BP) + D_8$	$(BP) + D_{16}$
111	(BX)	$(BX) + D_8$	$(BX) + D_{16}$

Single-bit field encoding

Field	Value	Function
S	0	No sign extension
	1	Sign extend 8-bit immediate data to 16-bits if W = 1
W	0	Instruction operates on byte data
	1	Instruction operates on word data
D	0	Instruction source is specified in REG field
	1	Instruction destination is specified in REG field
V	0	Shift/rotate count is one
	1	Shift/rotate count is specified in CL register
Z	0	Repeat/loop while zero flag is clear
	1	Repeat/loop while zero flag is set



Format of the segment override instruction

0	0	1	s	R	1	1	0
---	---	---	---	---	---	---	---

Encoding of segment register

SR	Segment register
00	ES
01	CS
10	SS
11	DS

Format of the segment override instruction.



Intel 8086 Instruction Code Matrix

10	0	1	2	3	4	5	6	7
0	ADD b,f,r/m	ADD w,f,r/m	ADD b,t,r/m	ADD w,t,r/m	AD0 bua	ADD w,ia	PUSH ES	POP
1	ADC b,f,r/m	ADC w,f,r/m	ADC b,t,r/m	ADC w,t,r/m	ADC b,i	ADC w,i	PUSH SS	POP
2	AND b,f,r/m	AND w,f,r/m	AND b,t,r/m	AND w,t,r/m	AND b,i	AND w,i	SEG =ES	DAA
3	XOR b,f,t/m	XOR w,t,r/m	XOR b.t.r/m	XOR w.t.r/m	XOR b,i	XOR w,i	SEG =SS	AAA
4	INC AX	INC CX	INC DX	INC BX	INC SP	INC BP	INC SI	INC
5	PUSH AX	PUSH CX	PUSH DX	PUSH BX	PUSH SP	PUSH BP	PUSH SI	PUSH
6	MAL S	on m						
7	70	JNO	JB/ JNAE	JNB/ JAE	JE) JZ	JNE/ JNZ	JBE/ JNA	JNBE/
8	immed b,r/m	immed w,r/m	Immed b;r/m	immed is,t/m	TEST b,r/m	TEST w.r/m	XCHG b,r/m	XCHG w,r/m
9	NOP	XCHG CX	XCHG DX	XCHG BX	XCHG SP	XCHG BP	XCHG SI	XCHG
A	MOV m - AL	MOV m → AX	MOV AL - m	MOV AX → m	MOVS	MOVS	CMPS b	CMPS
В	MOV I → AL	MOV i → CL	MOV 1 - DL	MOV I + BL	MOV i - AH	MOV I~ CH	MOV 1 + DH	MOV I - BH
С		FILL	RET (HSP)	RET	LES	LDS	MOV bur/m	MOV w,i,r/m
D	Shift b	Shift w	Shift b,v	Shift w,v	AAM	AAD		XLAT
E	LOOPNZ/ LOOPNE	LOOPZ/ LOOPE	LOOP	JCXZ	D D	IN w	OUT	OUT
F	LOCK		REP	REP Z	HLT	СМС	Grp 1 b,r/m	Grp 1 w,r/m

f = from CPU reg

i = immediate

ia = immed, to accum.

id = indirect

is = immed. byte. sign ext.

I = long le. intersegment

si = short intrasegment

sr = segment register

t = to CPU reg v = variable

w = word operation

11	- 8	9	A	B		C		D.	E	F.
0	OR b,f,r/m	OR w,t,r/m	OR b,t,r/m	OR w,t,r/n)A		RC i.w	PUSH	10
1	SBB b,f,r/m	SBB w,t,r/m	SBB b,t,r/m	SBB w,t,r/n	40	BB o,i	77	88 w,i	PUSH	POF
2	SUB b,f,r/m	SUB w,f,r/m	SUB b,t,r/m	SUB w,t,r/n	10.90	JB		UB w,i	SEG =CS	DAS
3	CMP b,f,r/m	CMP w,t,r/m	CMP b,t,r/m	CMP w,t,r/n	10000	MP		MP w,i	SEG =DS	AAS
4	DEC AX	DEC	DEC	DEC		EC P		EC BP	DEC	DEC
5	POP AX	POP	POP	POP		OP P		OP BP	POP	POP
6							T			
7	JS	JNS	JP/ JPE	JNP/ JPO	JN	GE.	7.7	NU SE	JLE/ JNG	JNLE
8	MOV b,f,r/m	MOV w.f,r/m	MOV b.t.r/m	MOV w,t,r/m		ov r/m	U	EA	MOV sr,f,r/m	POF r/m
9	CBW	CWD	CALL	WAIT	PUS	SHF	PC)PF	SAHF	LAH
A	TEST b,i	TEST w,i	STOS	STOS	LO	-	16730	DS W	SCAS	SCAS W
8	MOV i → AX	MOV i → CX	MOV I - DX	MOV i = BX	MO	2000	1	OV BP	MOV I - SI	MOV I = D
C			RET I,(i+SP)	RET	IN Type	000	LOUVE TO	(T ny)	INTO	IRET
D	ESC 0	ESC 1	ESC 2	ESC 3	ES 4		10.000	SC 5	ESC 6	ESC 7
E	CALL	JMP d	JMP i,d	JMP si,d	IN v,t			N W	OUT v,b	OUT V,W
F	CLC	STC	CLI	STI	CL	D	S	D	Grp 2 b,r/m	Grp 2 w,r/m
wher	0	99-L								15
m	od 🗆 rim	000	001	010	011	1	00	101	110	111
	immed	ADD	OR	ADC	SBB	A	ND	SUB	XOR	CME
2	Shin	ROL	AOA	RCL	ACR	SHL	SAL	SHR	-	SAF
	Grp 1	TEST		NOT	NEG	M	UL.	IMU	DIV	IDIN
	Grp 2	INC	DEC	CALL	CALL 1.id	/	MP d	JMP	PUSH	

DATA TRANSFER

MOV = Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w = 1
Immediate to Register	1 0 1 1 w reg	data	data if w = 1	
Memory to Accumulator	1010000w	addr-low	addr-high	
Accumulator to Memory	1010001w	addr-low	addr-high	i G
Register/Memory to Segment Register	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		

ARITHMETIC	76543210	76543210	76543210	76543210
ADD = Add:				
Reg./Memory with Register to Either	00000dw	mod reg r/m		
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s: w = 01
Immediate to Accumulator	0000010w	data	data if w = 1	

ADC = Add with Carry:

Reg./Memory with Register to Either
Immediate to Register/Memory
Immediate to Accumulator

000100dw	mod reg r/m	C.	
100000sw	mod 0 1 0 r/m	data	data if s: w = 01
0001010w	data	data if w = 1	



LOGIC	76543210	76543210	76543210	76543210
NOT = Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL = Rotate Left	110100vw	mod 0 0 0 r/m		
ROR = Rotate Right	110100vw	mod 0 0 1 r/m]	
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
JMP = Unconditional Jump:	76543210	76543210	76543210	
Direct within Segment	11101001	disp-low	disp-high	
Direct within Segment-Short	11101011	disp		
Indirect within Segment	1111111	mod 1 0 0 r/m		
Direct Intersegment	11101010	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 1 0 1 r/m		
RET = Return from CALL:				
Within Segment	11000011			
Within Seg Adding Immed to SP	11000010	data-low	data-high	
Intersegment	11001011			
Intersegment Adding Immediate to SP	11001010	data-low	data-high	

	76543210	76543210
PROCESSOR CONTROL		
CLC = Clear Carry	11111000]
CMC = Complement Carry	11110101	
STC = Set Carry	11111001	
CLD = Clear Direction	11111100	
STD = Set Direction	11111101]
CLI = Clear Interrupt	11111010	
STI = Set Interrupt	11111011	
HLT = Halt	11110100	
WAIT = Wait	10011011	
ESC = Escape (to External Device)	11011xxx	mod x x x r/m
LOCK = Bus Lock Prefix	11110000	



Intel 8086 Instruction Format – Examples

XOR CL, [1234]

Exclusive-OR the byte of data at memory address 1234H with the byte contents of CL
The Instruction Encoding format for XOR Instruction is

			By	te 1				Byte 2								Byte 3	Byte 4
		OPC	ODE			D	w	M	OD		REG		R/M			Low Disp / Data	Hign Disp / Data
0	0	1	1	0	0	1	0	0	0	0	0	1	1	1	0	0011 0100	0001 0010
	3	3	5			2			0					E	590	34	12

The Machine code form of the given instruction is 32 0E 34 12



Intel 8086 Instruction Format – Examples

ADD [BX] [DI] + 5678H, AX

Add the word contents of AX registers to the contents of memory location specified by the based-indexed addressing mode.


The Instruction Encoding format for ADD Instruction is

			Ву	te 1		8 - 1		Byte 2								Byte 3	Byte 4	
		OPC	ODE	9		D	W	M	OD		REG	R/M				Low Disp / Data	Hign Disp / Data	
0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0111 1000	0101 0110	
	(0				1				8		1				78	56	

The Machine code form of the given instruction is 01 81 78 56



Intel 8086 Instruction General Format



General instruction format. (Reprinted by permission of Intel Corp. Copyright/Intel Corp. 1979)



Summary:

> 8086 Instruction format

