8086 – Instruction Set Processor Control & Flag Control Instructions



Learning Objective


We will be learning about the Flag Control & Processor Control Instructions:

- ✓ CLC / CMC / STC
- ✓ CLD / STD
- ✓ CLI / STI
- ✓ LAHF / SAHF
- ✓ HLT
- ✓ WAIT
- **✓** ESC
- ✓ LOCK
- ✓ Interrupt Operations



Flag Control Instructions

Mnemonic	Meaning	Operation	Flags affected
LAHF	Load AH from flags	(AH)←(Flags)	None
SAHF	Store AH into flags	(Flags)←(AH)	SF,ZF,AF,PF,CF
CLC	Clear carry flag	(CF)←0	CF
STC	Set carry flag	(CF)←1	CF
CMC	Complement carry flag	(CF)←NOT (CF)	CF
CLI	Clear interrupt flag	(IF)←0	IF
STI	Set interrupt flag	(IF)←1	IF





Flag Control Instructions Load Flag and Store Flag

LAHF		operands from flags	15/1/	Flags	ODITSZAPC	
Operands	•	Clocks	Transfers*	Bytes	С	oding Example
(no operands)		4		1	LAHF	

SAHF		o operands I into flags	3)	Flags	O D I T S Z A P C R R R R R	
Operands	Clocks Transfers* Bytes			С	oding Example	
(no operands)		4	_	1	SAHF	



Flag Control Instructions – Carry Flag

CLC	CLC (no Clear car	operands) ry flag		Flags	ODITSZAPC 0	
Operand	Operands Clocks Transfers*		Bytes	С	oding Example	
(no operands)		2	_	1	CLC	

СМС	CMC (no operands) Complement carry flag				Flags	O D I T S Z A P C X
Operands	Operands Clocks Transfers* Byte			Bytes	С	oding Example
(no operands)		2	1	1	СМС	

STC	STC (no Set carry	operands) / flag		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)	10.000	2	_	1	STC



Flag Control Instructions – Direction Flag

Mnemonic	Meaning	Format	Operation	Flags affected
CLD	Clear DF	CLD	(DF)←0	DF
STD	Set DF	STD	(DF)←1	DF

CLD	223	operands) ection flag		Flags ODITSZAPC	
Operands	Operands Clocks Transfe			Bytes	Coding Example
(no operands)		2	-	1	CLD

STD	operands) ction flag		Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	2	_	1	STD



Flag Control Instructions – Interrupt Flag

CLI	CLI (no o Clear inte	perands) errupt flag		Flags ODITSZAPC	
Operands	s	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CLI

STI	STI (no o	perands) upt enable	flag	Flags ODITSZAPC	
Operands	Clocks Transfers* Bytes			Coding Example	
(no operands)		2		1	STI



Processor Control Instructions – HLT

HLT	HLT (no Halt	operands)	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	<u> </u>	1	HLT

HLT	Halt
	O D I S Z A P C
	Stops the CPU until a hardware interrupt occurs. (<i>Note:</i> The Interrupt flag must be set with the STI instruction before hardware interrupts can occur.)
	Instruction format:
	HLT



Processor Control Instructions – WAIT

WAIT	WAIT (no operands) Wait while TEST pin not asserted			Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example	
(no operands)	3 + 5n		1	WAIT	

WAIT	Wait for Coprocessor						
	O D I S Z A P C						
	Suspends CPU execution until the coprocessor finishes the current instruction. Instruction format: WAIT						



Processor Control Instructions – ESC

ESC	ESC external-opcode, source Escape				Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example	
immediate, memory immediate, register		8 + EA 2	1 —	2-4 2	ESC 6,ARRAY [SI] ESC 20,AL	

LOCK	LOCK (n Lock bus	o operand: 3	s)	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example	
(no operands)		2	_	1	LOCK XCHG FLAG,AL	



Interrupt Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
CLI	Clear interrupt flag	CLI	0 → (IF)	IF
STI	Set interrupt flag	STI	1 → (IF)	IF
INT n	Type n software interrupt	INT n	(Flags) \rightarrow ((SP)-2) 0 \rightarrow TF, IF (CS) \rightarrow ((SP) - 4) (2+4xn) \rightarrow (CS) (IP) \rightarrow ((SP) - 6) (4xn) \rightarrow (IP)	TF, IF
IRET	Interrupt return	IRET	$((SP)) \rightarrow (IP)$ $((SP)+2) \rightarrow (CS)$ $((SP)+4) \rightarrow (Flags)$ $(SP)+6 \rightarrow (SP)$	All
INTO	Interrupt on overflow	INTO	INT 4 steps	TF, IF



Summary

We have learnt about the Processor Control Instructions:

- ✓ CLC / CMC / STC
- ✓ CLD / STD
- ✓ CLI / STI
- ✓ LAHF / SAHF
- ✓ HLT
- ✓ WAIT
- ✓ ESC
- ✓ LOCK
- ✓ Interrupt Operations

