

8086 – Instruction Set

Processor Control & Flag Control

Instructions




Learning Objective

We will be learning about the Flag Control & Processor Control Instructions:

- ✓ CLC / CMC / STC
- ✓ CLD / STD
- ✓ CLI / STI
- ✓ LAHF / SAHF
- ✓ HLT
- ✓ WAIT
- ✓ ESC
- ✓ LOCK
- ✓ Interrupt Operations

Flag Control Instructions

Mnemonic	Meaning	Operation	Flags affected
LAHF	Load AH from flags	$(AH) \leftarrow (\text{Flags})$	None
SAHF	Store AH into flags	$(\text{Flags}) \leftarrow (AH)$	SF,ZF,AF,PF,CF
CLC	Clear carry flag	$(CF) \leftarrow 0$	CF
STC	Set carry flag	$(CF) \leftarrow 1$	CF
CMC	Complement carry flag	$(CF) \leftarrow \text{NOT } (CF)$	CF
CLI	Clear interrupt flag	$(IF) \leftarrow 0$	IF
STI	Set interrupt flag	$(IF) \leftarrow 1$	IF



SF = Sign flag

ZF = Zero flag

AF = Auxiliary

PF = Parity flag

CF = Carry flag

- = Undefined (do not use)

Flag Control Instructions

Load Flag and Store Flag

LAHF	LAHF (no operands) Load AH from flags			Flags O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	—	1	LAHF

SAHF	SAHF (no operands) Store AH into flags			Flags O D I T S Z A P C R R R R R	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	—	1	SAHF

Flag Control Instructions – Carry Flag

CLC	CLC (no operands) Clear carry flag			Flags O D I T S Z A P C 0
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	2	—	1	CLC

CMC	CMC (no operands) Complement carry flag			Flags O D I T S Z A P C X
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	2	—	1	CMC

STC	STC (no operands) Set carry flag			Flags O D I T S Z A P C 1
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	2	—	1	STC

Flag Control Instructions – Direction Flag

Mnemonic	Meaning	Format	Operation	Flags affected
CLD	Clear DF	CLD	$(DF) \leftarrow 0$	DF
STD	Set DF	STD	$(DF) \leftarrow 1$	DF

CLD	CLD (no operands) Clear direction flag			Flags	O D I T S Z A P C 0
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	—	1	CLD

STD	STD (no operands) Set direction flag			Flags	O D I T S Z A P C 1
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	—	1	STD

Flag Control Instructions – Interrupt Flag

CLI	CLI (no operands) Clear interrupt flag			Flags	O D I T S Z A P C 0
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	—	1	CLI

STI	STI (no operands) Set interrupt enable flag			Flags	O D I T S Z A P C 1
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	—	1	STI

Processor Control Instructions – **HLT**

HLT	HLT (no operands) Halt			Flags O D I T S Z A P C
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	2	—	1	HLT

HLT	<div>Halt</div> <div><div>O</div><div>D</div><div>I</div><div>S</div><div>Z</div><div>A</div><div>P</div><div>C</div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div>
	<div>Stops the CPU until a hardware interrupt occurs. (<i>Note:</i> The Interrupt flag must be set with the STI instruction before hardware interrupts can occur.)</div> <div>Instruction format:</div> <div>HLT</div>

Processor Control Instructions – WAIT

WAIT	WAIT (no operands) Wait while $\overline{\text{TEST}}$ pin not asserted			Flags O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		3 + 5n	—	1	WAIT

WAIT	Wait for Coprocessor <div style="text-align: center;"> O D I S Z A P C <div style="display: flex; justify-content: center; gap: 5px;"> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> <div style="border: 1px solid black; width: 30px; height: 30px;"></div> </div> </div>
	Suspends CPU execution until the coprocessor finishes the current instruction. Instruction format: WAIT

Processor Control Instructions – ESC

ESC		ESC external-opcode, source Escape			Flags O D I T S Z A P C
Operands		Clocks	Transfers*	Bytes	Coding Example
immediate, memory immediate, register		8 + EA 2	1 —	2-4 2	ESC 6,ARRAY [SI] ESC 20,AL

LOCK		LOCK (no operands) Lock bus			Flags O D I T S Z A P C
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	—	1	LOCK XCHG FLAG,AL

Interrupt Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
CLI	Clear interrupt flag	CLI	$0 \rightarrow (IF)$	IF
STI	Set interrupt flag	STI	$1 \rightarrow (IF)$	IF
INT n	Type n software interrupt	INT n	$(Flags) \rightarrow ((SP)-2)$ $0 \rightarrow TF, IF$ $(CS) \rightarrow ((SP) - 4)$ $(2+4xn) \rightarrow (CS)$ $(IP) \rightarrow ((SP) - 6)$ $(4xn) \rightarrow (IP)$	TF, IF
IRET	Interrupt return	IRET	$((SP)) \rightarrow (IP)$ $((SP)+2) \rightarrow (CS)$ $((SP)+4) \rightarrow (Flags)$ $(SP) + 6 \rightarrow (SP)$	All
INTO	Interrupt on overflow	INTO	INT 4 steps	TF, IF

Summary

We have learnt about the Processor Control Instructions:

- ✓ CLC / CMC / STC
- ✓ CLD / STD
- ✓ CLI / STI
- ✓ LAHF / SAHF
- ✓ HLT
- ✓ WAIT
- ✓ ESC
- ✓ LOCK
- ✓ Interrupt Operations