Register					
Number					

Sri Sivasubramaniya Nadar College of Engineering, Kalavakkam – 603 110 (An Autonomous Institution, Affiliated to Anna University, Chennai) Computer Science and Engineering **Continuous Assessment Test -2 Question Paper** Degree & Branch B.E Semester VII **Subject Code & Name** UCS1727- GPU Computing Regulation: 2018 2023-2024 2020-2024 **Academic Year Batch** .10.2023 FN **Date** ODD Time: 08:10 - 09:40 AM **Answer All Questions** Maximum: 50 Marks (90 Minutes)

(K1: Remembering, K2: Understanding, K3: Applying, K4: Analyzing, K5: Evaluating)

CO1:	Understand GPU architecture (K2)
CO2:	Write programs using CUDA, identify issues and debug them (K3)
CO3:	Implement efficient algorithms in GPUs for common application kernels such as matrix multiplication (K3)
CO4:	Write simple programs using OpenCL (K3)
CO5:	Write an efficient parallel program for a given problem(K3).

$Part - A (6 \times 2 = 12 Marks)$

		What are eager evaluation and lazy evaluation?		2.1.2
		Ans:		2.2.2
1	K1	In the eager evaluation model used by CPUs we stall at the first read into a1, and on each subsequent read.	CO2	13.1.1
1	Kı	With the lazy evaluation model used by GPUs we stall only on	COZ	
		consumption of the data, the additions in the third code segment, if that		
		data is not currently available		
		What is speculative execution?		1.4.1
		Ange		2.1.2
		Ans:		2.2.2
		The CPU will have predicted a branch correctly, it makes sense to start		
		executing the instruction stream at that branch address.		
2	K1	However, this adds to the cost of branch misprediction, as now the	CO2	
		instruction stream that has been executed has to be discarded.		
		instruction stream that has been executed has to be discarded.		
		The optimal model for both branch prediction and speculative execution is		
		simply to execute both paths of the branch and then commit the results		
		when the actual branch is known.		
3	K3	Identify the CUDA API call used to retrieve GPU device properties?.	CO2	2.1.2

		<pre>cudaError_t cudaGetDeviceProperties(struct</pre>		13.3.2
		struct cudaDeviceProp device_0_prop; CUDA CALL(cudaGetDeviceProperties(&device 0 prop, 0));		
4	K1	What is loop invariant analysis? Loop invariant analysis looks for expressions that are constant within the loop body and moves them outside the loop body.	CO2	2.1.2 2.2.2
5	K1	What does the term "cache coherence" refer to, and what are the available approaches to address cache coherence? Ans: Suppose two cores need to update x, because one core is assigned a debit processing task and the other a credit processing task. Both cores must have a consistent view of the memory location holding the parameter x. This is the issue of cache coherency. Write invalidate and write update protocols.	CO3	1.3.1 1.4.1 2.2.2 13.1.1 13.1.2
6	K2	A CUDA kernel performs the following operation $C[z] = A[y] * B[x]$ Identify whether the kernel is memory bound or arithmetic bound? Justify your answer ANS: Kernel that fetches two values from memory, multiplies them, and stores the result back to memory has very low arithmetic density. $C[z] = A[y] * B[x]$ The real work being done is the multiplication. With only one operation being performed per three memory transactions (two reads and one write), the kernel is very much memory bound	CO3	1.4.1 2.1.2 13.3.1

$Part - B (3 \times 6 = 18 Marks)$

7	K3	Explain the role and application of CUDA ballots in GPU programming? Develop a code snippet in which CUDA ballots prove advantageous for coordinating threads? ANS: ballot(): unsigned intballot(int predicate); This function evaluates the predicate value passed to it by a given thread. A predicate, in this context, is simply a true or false value. If the predicate value is nonzero, it returns a value with the Nth bit set, where N is the value of the thread (threadIdx.x). This atomic operation can be implemented as C source code as follows: _device unsigned intballot_non_atom(int predicate) { if (predicate != 0) return (1 << (threadIdx.x % 32)); else return 0; } The usefulness of ballot may not be immediately obvious, unless you combine it with another atomic operation, atomicOr. The prototype for this is int atomicOr(int * address, int val); It reads the value pointed to by address, performs a bitwise OR operation (the j operator in C) with the contents of val, and writes the value back to the address. It also returns the old value It can be used in conjunction with theballot function as follows: volatileshared u32 warp_shared ballot[MAX_WARPS_PER_BLOCK]; // Current warp number - divide by 32 const u32 warp_ num = threadIdx.x >> 5; atomicOr(@warp_sharedballot[warp_num], ballot(data[tid] > threshold)); we use an array that can be either in shared memory or global memory, but obviously shared memory is preferable due to it's speed. We write to an array index based on the warp number, which we implicitly assume here is 32. Thus, each thread of every warp contributes 1 bit to the result for that warp. For the predicate condition, if the value in data[tid], our source data, is greater than a given threshold. Each thread reads one element from this dataset. The results of each thread are combined to form a bitwise OR of the result where thread 0 sets (or not) bit 0, thread 1 sets (or not) bit 1, etc. Apply the concept of	CO2	1.4.1 2.2.2 13.1.2 13.3.1
8	K3	demonstrate how it improves performance. unsigned int i,j; a = 0; for (i=0; i<100; i++) { a += b * c * i;	CO2	1.4.1 2.2.2 13.1.1

```
d = 0;
for (j=0; j<200; j++)
  d+=e * f
ANS:
loop fusion:
void loop fusion example unfused(void)
unsigned int i,j;
a = 0;
for (i=0; i<100; i++) /* 100 iterations */
a += b * c * i;
d = 0;
for (j=0; j<200; j++) /* 200 iterations */
D+=e * f
void loop fusion example fused 01(void)
unsigned int i; /* Notice j is eliminated */
a = 0;
d = 0;
for (i=0; i<100; i++) /* 100 iterations */
a +=b * c * i;
d += e * f * i;
for (i+100; i<200; i++) /* 100 iterations */
d += e * f * i;
}
void loop_fusion_example_fused_02(void)
unsigned int i; /* Notice j is eliminated */
a = 0;
d = 0;
for (i=0; i<100; i++) /* 100 iterations */
  a += b * c * i;
  d += e * f * i;
  d += e * f * (i*2);
we have two independent calculations for results a and d.
The number of iterations required in the second calculation is more than
However, the iteration space of the two calculations overlaps.
```

		You can, therefore, move part of the second calculation into the loop body		
		of the first, as shown in function loop_fusion_example_fused_01.		
		This has the effect of introducing additional, independent instructions, plus		
		reducing the overall number of iterations, in this example, by one-third.		
		Apply the concept of loop unrolling for the following loop structure		1.3.1
		demonstrate how loop unrolling will improve performance in parallel		1.4.1
		programming.		2.2.2
		for (i=1; i<=1000; i++)		13.3.1
				13.3.1
		X[i] = X[i] + S;		
		X is an array whose starting address is stored in the register R1		
		R2 contains the terminal address of an array x		
		S is a constant stored in the register F2		
		ANS:		
		Loop: LD F0, 0(R1)		
		ADDD F4, F0, F2		
		SD 0(R1), F4 #1		
		SD 0(R1), 1 1 1/1		
		IDEC 9(D1)		
		LD F6, -8(R1)		
		ADDD F8, F6, F2		
		SD -8(R1), F8 #2		
		LD F10,-16(R1)		
		ADDD F12,F10,F2		
		SD -16(R1), F12 #3		
		- ())		
		LD F14,-24(R1)		
		ADDD F16,F14,F2		
		SD -24(R1),F16 #4		
	17.0	CLIDI D.1 D.1 U.20	CO2	
9	K3	SUBI R1, R1, #32	CO2	
		BENZ R1, Loop		
		Loop: LD F0, 0(R1) 1		
		stall 2		
		ADDD F4, F0, F2 3		
		stall 4		
		stall 5		
		SD 0(R1), F4 6 ;drop SUBI &BNEZ #1		
		LD F6, -8(R1) 7		
		stall 8		
		ADDD F8, F6, F2 9		
		stall 10		
		stall 11		
		SD -8(R1), F8 12 ;drop SUBI &BNEZ #2		
		LD F10,-16(R1) 13		
		stall 14		
		ADDD F12,F10,F2 15		
		stall 16		
		stall 17		
		SD -16(R1), F12 18 ;drop SUBI &BNEZ #3		
		LD F14,-24(R1) 19		
		stall 20		
		ADDD F16,F14,F2 21		
	1	stall 22		

SD -24(R1),F16 24 #4 SUBI R1, R1, #32 25 BENZ R1, Loop 26 Stall 27 Loop Unrolling :Without any scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CP1 =6.8/3 =2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16		1	1
SUBI R1, R1, #32 25 BENZ R1, Loop 26 Stall 27 Loop Unrolling :Without any scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	stall 23		
BENZ R1, Loop 26 Stall 27 Loop Unrolling :Without any scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
Stall 27 Loop Unrolling: Without any scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	SUBI R1, R1, #32 25		
Loop Unrolling :Without any scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	BENZ R1, Loop 26		
scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	Stall 27		
scheduling • It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
• It takes 27 cycles for 4 iterations 27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	Loop Unrolling: Without any		
27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	scheduling		
27/4 = 6.8 clock cycles per iteration • CPI = 6.8/3 = 2.2 Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	• It takes 27 cycles for 4 iterations		
Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
Instruction cycles Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	l • • • • • • • • • • • • • • • • • • •		
Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	• $CPI = 6.8/3 = 2.2$		
Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
Loop: LD F0, 0(R1) 1 LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	Instruction cycles		
LD F6, -8(R1) 2 LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
LD F10,-16(R1) 3 LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
LD F14,-24(R1) 4 ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16	LD F10,-16(R1) 3		
ADDD F4, F0, F2 5 ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
ADDD F8, F6, F2 6 ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
ADDD F8, F6, F2 7 ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
ADDD F16, F14, F2 8 SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
SD 0(R1), F4 9 SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
SD -8(R1), F8 10 SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
SD -16(R1), F12 11 SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
SUBI R1, R1, #32 12 BENZ R1, Loop 13 SD 8(R1), F16			
BENZ R1, Loop 13 SD 8(R1), F16			
SD 8(R1), F16			
	· •		
14 clock cycles per 4	14 clock cycles per 4		
iterations $14/4 = 3.5$ clock			
cycles per iteration			
\bullet CPI=3.5/3 =1.16			

 $Part - C (2 \times 10 = 20 Marks)$

		Explain the approach to error handling in CUDA programming.		1.3.1
		ANS:		1.4.1
		CUDA provides a set of error handling mechanisms.		2.2.2
		The most common macros are:		13.3.1
		cudaGetErrorString:		13.3.2
		Converts a CUDA error code into a human-readable string		
		representation.		
		cudaGetLastError:		
		Returns the last error that occurred.		
10	K2	cudaSuccess:	CO3	
10	IXZ	A special value indicating that CUDA call succeeded.	003	
		cudaError_t cudaStatus;		
		cudaStatus = cudaSomeFunction();		
		if (cudaStatus != cudaSuccess) {		
		fprintf(stderr, "CUDA error: %s\n",		
		cudaGetErrorString(cudaStatus));		
		}		
		Asynchronous Error Checking:		

Memory Allocation and Deallocation: Frequent memory allocation and deallocation on the GPU can impact performance. Reusing memory buffers whenever possible can reduce the overhead associated with memory management. Precision of Computations: GPUs often support different precisions (e.g., single-precision and half-precision floating-point arithmetic). Choosing the right precision for computations can impact both performance and numerical accuracy. Scalability: While GPUs offer massive parallelism, not all algorithms are inherently parallelizable. Ensuring scalability of algorithms to fully utilize the available GPU resources is crucial for achieving optimal performance. Create a CUDA program that employs the Binary Search technique to locate an element within an array. CCO2 1.4.1 2.1.2 2.2.2 13.3.1 13.3.2			Overhead of Kernel Launches: Kernel launches on CUDA GPUs come with some overhead. It is essential to design algorithms that minimize the number of kernel launches and the data transfers between the host (CPU) and the device (GPU) to achieve better performance. Synchronization: Synchronization points, such as barriers or locks, can introduce performance bottlenecks in GPU computation. Efficiently managing synchronization in CUDA programs is essential to avoid unnecessary stalls and maximize parallelism. Data Dependencies: Dependencies between data elements can hinder parallelism and stall GPU execution. Identifying and minimizing data dependencies through techniques like loop unrolling and loop tiling can improve GPU performance Thread/Block Granularity: Choosing the appropriate thread and block granularity is critical for achieving optimal performance. If the granularity is too fine, the overhead of managing threads and blocks can outweigh the computational benefits. On the other hand, if it's too coarse, some GPU resources may be underutilized.		
GPUs often support different precisions (e.g., single-precision and half-precision floating-point arithmetic). Choosing the right precision for computations can impact both performance and numerical accuracy. Scalability: While GPUs offer massive parallelism, not all algorithms are inherently parallelizable. Ensuring scalability of algorithms to fully utilize the available GPU resources is crucial for achieving optimal performance. Create a CUDA program that employs the Binary Search technique to locate an element within an array. 12 K3 ANS: CO2 13.3.1 13.3.2			Frequent memory allocation and deallocation on the GPU can impact performance. Reusing memory buffers whenever possible can reduce the overhead		
While GPUs offer massive parallelism, not all algorithms are inherently parallelizable. Ensuring scalability of algorithms to fully utilize the available GPU resources is crucial for achieving optimal performance. Create a CUDA program that employs the Binary Search technique to locate an element within an array. K3 ANS: CO2 13.3.1 13.3.2			GPUs often support different precisions (e.g., single-precision and half-precision floating-point arithmetic). Choosing the right precision for computations can impact both performance		
an element within an array. 12 K3 ANS: CO2 13.3.1 13.3.2			While GPUs offer massive parallelism, not all algorithms are inherently parallelizable. Ensuring scalability of algorithms to fully utilize the available GPU resources		
12 K3 ANS: CO2 2.2.2 13.3.1 13.3.2					
	12	K3	ANS:	CO2	2.2.2 13.3.1

A binary search takes advantage of the fact we have a sorted list of samples from the previous step. It works by dividing the list into two halves and asking whether the value it seeks is in the top or bottom half of the dataset. It then divides the list again and again until such time as it finds the value. The worst case sort time for a binary search is log2(N). #include <iostream> #include <cstdio> // Kernel function for binary search global void binarySearchKernel(int *arr, int target, int left, int right, int *result) { int tid = blockIdx.x * blockDim.x + threadIdx.x; while (left <= right) { int mid = left + (right - left) / 2;if (arr[mid] == target) { atomicExch(result, mid); // Store the result in a thread-safe manner return; } else if (arr[mid] < target) {</pre> left = mid + 1;} else { right = mid - 1;int main() { const int arraySize = 1024; const int target = 42;

```
int *hostArray, *deviceArray, *deviceResult;
  // Allocate memory on host and device
  hostArray = new int[arraySize];
  cudaMalloc(&deviceArray, arraySize * sizeof(int));
  cudaMalloc(&deviceResult, sizeof(int));
// Initialize the sorted array on the host
  for (int i = 0; i < arraySize; ++i) {
    hostArray[i] = i * 2;
  }
// Copy data from host to device
  cudaMemcpy(deviceArray, hostArray, arraySize * sizeof(int),
cudaMemcpyHostToDevice);
  // Set up grid and block dimensions
  int threadsPerBlock = 256;
  int blocksPerGrid = (arraySize + threadsPerBlock - 1) / threadsPerBlock;
// Launch kernel
  binarySearchKernel<<<br/>blocksPerGrid, threadsPerBlock>>>(deviceArray,
target, 0, arraySize - 1, deviceResult);
// Copy result from device to host
  int result;
  cudaMemcpy(&result, deviceResult, sizeof(int),
cudaMemcpyDeviceToHost);
if (result != -1) {
     std::cout << "Element " << target << " found at index " << result <<
std::endl;
  } else {
     std::cout << "Element " << target << " not found in the array." <<
std::endl;
```

```
// Clean up
             delete[] hostArray;
             cudaFree(deviceArray);
             cudaFree(deviceResult);
             return 0;
           }
                                                (OR)
           Develop a CUDA program that populates an array with values ranging from
                                                                                                 1.4.1
                                                                                                 2.1.2
           0 to num elements. Additionally, set up four streams to run concurrently on
           four different GPU devices? The objective is to measure the following metrics
                                                                                                 2.2.2
                                                                                                 13.3.1
           for each of the four GPU devices:
                                                                                                 13.3.2
                  The duration it takes to transfer data from the CPU to the GPU.
                  The time required to execute the kernel operation.
                  The time it takes to copy the results back from the GPU to the CPU
                  The total execution time of the entire operation
           ANS:
           Streams are virtual work queues on the GPU.
           They are used for asynchronous operation i.e, when you would like the GPU
           to operate separately from the CPU.
           By creating a stream you can push work and events into the stream which will
           then execute the work in the order in which it is pushed into the stream.
           Streams and events are associated with the GPU context in which they were
           created.
           void fill array(u32 * data, const u32 num elements)
                  for (u32 i=0; i< num elements; i++)
13
     K3
                                                                                         CO<sub>2</sub>
                  data[i] = i;
           void check array(char * device prefix, u32 * data, const u32 num elements)
                  bool error found = false;
           for (u32 i=0; i< num elements; i++)
                  if (data[i] != (i*2))
                  printf("%sError: %u %u", device prefix, i, data[i]);
                  error found = true;
           if (error found ==false)
                  printf("%sArray check passed", device prefix);
          // Define maximum number of supported devices
                  #define MAX NUM DEVICES (4)
           // Define the number of elements to use in the array
```

```
#define NUM ELEM (1024*1024*8)
// Define one stream per GPU
      cudaStream t stream[MAX NUM DEVICES];
// Define a string to prefix output messages with so
// we know which GPU generated it
      char device prefix[MAX NUM DEVICES][300];
// Define one working array per device, on the device
      u32 * gpu data[MAX NUM DEVICES]:
// Define CPU source and destination arrays, one per GPU
      u32 * cpu src data[MAX NUM DEVICES];
      u32 * cpu dest data[MAX NUM DEVICES]
// Generate a prefix for all screen messages
      struct cudaDeviceProp device prop;
      CUDA CALL(cudaGetDeviceProperties(&device prop,
device num));
      sprintf(&device prefix[device num][0], "\nID:%d %s:", device num,
                                        device prop.name);
// Create a new stream on that device
      CUDA CALL(cudaStreamCreate(&stream[device num]));
// Allocate memory on the GPU
      CUDA CALL(cudaMalloc((void**)&gpu_data[device_num],
                                 single gpu chunk size));
// Allocate page locked memory on the CPU
       CUDA CALL(cudaMallocHost((void
                                                                  **)
&cpu src data[device num],
                                        single gpu chunk size));
      CUDA CALL(cudaMallocHost((void
**)&cpu dest data[device num],
                                 single gpu chunk size));
// Fill it with a known pattern
fill array(cpu src data[device num], NUM ELEM);
// Copy a chunk of data from the CPU to the GPU asynchronous
      CUDA CALL(cudaMemcpyAsync(gpu data[device num],
             cpu src data[device num], single gpu chunk size,
             cudaMemcpyHostToDevice, stream[device num]));
// Invoke the GPU kernel using the newly created stream - asynchronous
invocation
             gpu test kernel << num blocks,
             num threads,
             shared memory usage,
             stream[device num]>>>(gpu data[device num]);
      cuda error check(device prefix[device num],
             "Failed to invoke gpu test kernel");
// Now push memory copies to the host into the streams
// Copy a chunk of data from the GPU to the CPU asynchronous
      CUDA CALL(cudaMemcpyAsync(cpu dest data[device num],
                    gpu data[device num],
                    single gpu chunk size,
                    cudaMemcpyDeviceToHost,
                    stream[device num]));
```

```
// Process the data as it comes back from the GPUs Overlaps CPU execution
with GPU execution
      for (int device num=0;device num < num devices;device num++)
// Select the correct device
CUDA CALL(cudaSetDevice(device num));
//Wait for all commands in the stream to complete
CUDA CALL(cudaStreamSynchronize(stream[device num]));
// GPU data and stream are now used, so clear them up
       CUDA CALL(cudaStreamDestroy(stream[device num]));
      CUDA CALL(cudaFree(gpu data[device num]));
// Data has now arrived in cpu dest data[device num]
                                            device prefix[device num],
       check array(
cpu_dest_data[device num], NUM ELEM);
// Clean up CPU allocations
       CUDA CALL(cudaFreeHost(cpu src data[device num]));
      CUDA CALL(cudaFreeHost(cpu dest data[device num]));
// Release the device context
       CUDA CALL(cudaDeviceReset());
it checks the contents and then frees the GPU and CPU resources associated
with each stream.
we need to add some timing code to see how long each kernel takes in practice.
Add events to the work queue.
Now events are special in that we can query an event regardless of the
currently selected GPU
we need to declare a start and stop event:
// Define a start and stop event per stream
       cudaEvent t kernel start event[MAX NUM DEVICES];
       cudaEvent t memcpy to start event[MAX NUM DEVICES];
       cudaEvent t memcpy from start event[MAX NUM DEVICES];
       cudaEvent t memcpy from stop event[MAX NUM DEVICES];
Finally, we need to get the elapsed time and print it to the screen:
// Wait for all commands in the stream to complete
       CUDA CALL(cudaStreamSynchronize(stream[device num]));
// Get the elapsed time between the copy and kernel start
       CUDA CALL(cudaEventElapsedTime(&time copy to ms,memcpy
       start event[device num], kernel start event[device num]));
to
// Get the elapsed time between the kernel start and copy back start
       CUDA CALL(cudaEventElapsedTime(&time kernel ms,
      kernel start event[device num],memcpy from start event[device
       num]));
Get the elapsed time between the copy back start and copy back start
       CUDA CALL(cudaEventElapsedTime(&time copy from ms,memc
             start event[de vice num],
py from
memcpy from stop event[device num]));
// Get the elapsed time between the overall start and stop events
```

```
CUDA CALL(cudaEventElapsedTime(&time exec ms,
      memcpy to start event[device num],
      memcpy from stop event[device num]));
// Print the elapsed time
      const float gpu time = (time copy to ms b time kernel ms +
      time copy from ms);
      printf("%sCopy To : %.2f ms",
      device prefix[device num], time copy to ms);
      printf("%sKernel: %.2f ms",
      device prefix[device num], time kernel ms);
printf("%sCopy Back: %.2f ms", device prefix[device num],
             time copy from ms);
      printf("%sComponent Time : %.2f ms", device prefix[device num],
                    gpu time);
      printf("%sExecution Time: %.2f ms", device prefix[device num],
      time exec ms);
      printf("\n");
When we run the program we see the following result:
ID:0 GeForce GTX 470:Copy To: 20.22 ms
ID:0 GeForce GTX 470:Kernel: 4883.55 ms
ID:0 GeForce GTX 470:Copy Back: 10.01 ms
ID:0 GeForce GTX 470:Component Time: 4913.78 ms
ID:0 GeForce GTX 470:Execution Time: 4913.78 ms
ID:0 GeForce GTX 470:Array check passed
ID:1 GeForce 9800 GT:Copy To: 20.77 ms
ID:1 GeForce 9800 GT:Kernel: 25279.57 ms
ID:1 GeForce 9800 GT:Copy Back: 10.02 ms
ID:1 GeForce 9800 GT:Component Time: 25310.37 ms
ID:1 GeForce 9800 GT:Execution Time: 25310.37 ms
ID:1 GeForce 9800 GT:Array check passed
When we run the program we see the following result:
ID:0 GeForce GTX 470:Copy To: 20.22 ms
ID:0 GeForce GTX 470:Kernel: 4883.55 ms
ID:0 GeForce GTX 470:Copy Back: 10.01 ms
ID:0 GeForce GTX 470:Component Time: 4913.78 ms
ID:0 GeForce GTX 470:Execution Time: 4913.78 ms
ID:0 GeForce GTX 470:Array check passed
ID:1 GeForce 9800 GT:Copy To: 20.77 ms
ID:1 GeForce 9800 GT:Kernel: 25279.57 ms
ID:1 GeForce 9800 GT:Copy Back: 10.02 ms
ID:1 GeForce 9800 GT:Component Time: 25310.37 ms
ID:1 GeForce 9800 GT:Execution Time: 25310.37 ms
ID:1 GeForce 9800 GT:Array check passed
```

Prepared By PAC Members Approved By

(HOD/CSE)