



HOCHSCHULE
RAVENSBURG-WEINGARTEN
UNIVERSITY
OF APPLIED SCIENCES

System-on-Chip

Prepared By :

Jayant Patil

Avanindra Kumar Mishra

Aditya Grewal

Sagar Shreeshailappa Hosmani



Under Guidance of :

Prof. Dr. A. Siggelkow

Project Overview




Register File



Vivado View

AXI4 - Lite Bus




Simulation - Read




Simulation - Write



Scan chain



Simulation - Scan Chain




TAP FSM

- **Input**


1. Test Reset
2. Test mode select
3. Test clock

- **Output**



1. Capture IR Signal
2. Shift IR Signal
3. Update IR Signal
4. Clock IR Signal
5. Shift DR Signal
6. Update DR Signal
7. Capture_DR
8. Clock DR Signal




State diagram of TAP controller



TAP Controller Architecture:



Data/Instruction Register



- Test Operations:
 - Capture
 - Shift
 - Update

Instruction Register

- Design Same as Data register.
- TAP Controller Tests:
 - Scan Chain
 - Bypass
 - Sample
 - Preload

Parallel and Serial Data Handling

- Parallel data (parallel data in, parallel data out)
- Serial data (TDI, TDO)

AXI Environment

```
TCK : in std_logic;  
TMS : in std_logic;  
TDI : in std_logic;  
TDO : out std_logic;  
TRST : in std_logic;
```

Register File

```
clk : in std_logic;  
rst : in std_logic;  
reg_wr : in std_logic;  
reg_rd_addr1 : in std_logic_vector(4 downto 0);  
reg_rd_addr2 : in std_logic_vector(4 downto 0);  
reg_wr_addr : in std_logic_vector(4 downto 0);  
reg_wr_data : in std_logic_vector(31 downto 0);  
reg1_rd_data : out std_logic_vector(31 downto 0);  
reg2_rd_data : out std_logic_vector(31 downto 0);  
scan_enable : in std_logic;  
tck : in std_logic;  
tms : in std_logic;  
tdi : in std_logic;  
tdo : out std_logic;  
trst : in std_logic
```


Scan Chain

```
clk : in std_logic;  
rst : in std_logic;  
wr_en : in std_logic;  
reg_index : in std_logic_vector(4 downto 0);  
adr : in std_logic_vector(4 downto 0);  
scan_en : in std_logic;  
d_i : in std_logic;  
tdi_i : in std_logic;  
q_o : out std_logic;  
tdo_o : out std_logic
```

TAP Controller and FSM

```
tck : in STD_LOGIC;  
tms : in STD_LOGIC;  
tdi : in STD_LOGIC;  
tdo : out STD_LOGIC := '0';  
trst : in STD_LOGIC;  
scan_out_data : out STD_LOGIC;  
scan_in_data : in std_logic := '0';  
parallel_data_in : in std_logic_vector(1023 downto 0)
```

Custom SoC Block Diagram



```
1 #include <xil_types.h>
2 #include <xil_io.h>
3
4 #ifndef SRC_RF_DRIVERS_H_
5 #define SRC_RF_DRIVERS_H_
6
7 // Data structure to store the initial configuration of the register file
8 typedef struct registerControl{
9     u32 BaseAddress;
10 }registerControl;
11
12 // Initialize Memory Map location
13 void initRegFile(registerControl *myReg, u32 BaseAddress);
14
15 // Writes data to internal 32-bit write register of RISC-V register file
16 void writeRegFile(registerControl *myReg, u32 writeEnable, u32 writeAddress, u32 writeData);
17
18 // Reads data from internal 32-bit read register 1 of RISC-V register file
19 u32 readRegFileR1(registerControl *myReg, u32 writeAddress);
20
21 // Reads data from internal 32-bit read register 2 of RISC-V register file
22 u32 readRegFileR2(registerControl *myReg, u32 writeAddress);
23
24 // Signal to reset register file
25 void resetRegFile(registerControl *myReg, u32 resetSignal);
26
27 // Signal to disable write operation
28 void writeDisable(registerControl *myReg, u32 writeDisableSignal);
29
30 // Signal to enable scan chain operation
31 void scanEnable(registerControl *myReg, u32 scanEnableSignal);
32
33 #endif
34
```


「
THANK YOU!

