HOCHSCHULE
RAVENSBURG-WEINGARTEN
UNIVERSITY
OF APPLIED SCIENCES

System-on-Chip

Prepared By :
Jayant Patil
Avanindra Kumar Mishra
Aditya Grewal
Sagar Shreeshailappa Hosmani

Under Guidance of :
Prof. Dr. A. Siggelkow

Project Overview



Register File





Vivado View

AXI4 - Lite Bus



Simulation - Read



Simulation - Write



Scan chain


Combinational Logic
0
1
2
....
....
....
....
31
Write data register (32 bits)
0
1
2
....
....
....
....
1023
Read data buffer (1024 bits)
Scan Chain
Scan_in_data
Mux
Scan enable
0
Mux
Scan enable
1
Mux
Scan enable
1023
Scan_out_data
clk

SImulation - Scan Chain



TAP FSM

- **Input**
  1. Test Reset
  2. Test mode select
  3. Test clock
- **Output**
  1. Capture IR Signal
  2. Shift IR Signal
  3. Update IR Signal
  4. Clock IR Signal
  5. Shift DR Signal
  6. Update DR Signal
  7. Capture_DR
  8. Clock DR Signal



State diagram of TAP controller



TAP Controller Architecture:





Data/Instruction Register



- Test Operations:
  - Capture
  - Shift
  - Update

Instruction Register

- Design Same as Data register.
- TAP Controller Tests:
  - Scan Chain
  - Bypass
  - Sample
  - Preload

Parallel and Serial Data Handling

- Parallel data (parallel data in, parallel data out)
- Serial data (TDI, TDO)

Top Level Hierarchy



Custom SoC Block Diagram



Board Support Package

```c
#include <xil_types.h>
#include <xil_io.h>

#ifndef SRC_RF_DRIVERS_H_
#define SRC_RF_DRIVERS_H_

// Data structure to store the initial configuration of the register file
typedef struct registerControl{
    u32 BaseAddress;
}registerControl;

// Initialize Memory Map location
void initRegFile(registerControl *myReg, u32 BaseAddress);

// Writes data to internal 32-bit write register of RISC-V register file
void writeRegFile(registerControl *myReg, u32 writeEnable, u32 writeAddress, u32 writeData);

// Reads data from internal 32-bit read register 1 of RISC-V register file
u32 readRegFileR1(registerControl *myReg, u32 writeAddress);

// Reads data from internal 32-bit read register 2 of RISC-V register file
u32 readRegFileR2(registerControl *myReg, u32 writeAddress);

// Signal to reset register file
void resetRegFile(registerControl *myReg, u32 resetSignal);

// Signal to disable write operation
void writeDisable(registerControl *myReg, u32 writeDisableSignal);

// Signal to enable scan chain operation
void scanEnable(registerControl *myReg, u32 scanEnableSignal);

#endif

```

THANK YOU!