



1. Design and implement a full adder using Verilog HDL.
 - a) gate level modelling
 - b) gate level modelling (using half adder)
 - c) behavioural modelling
 - d) data flow modelling
2. Write the Verilog code for a 2:4 decoder circuit using gate level, data flow and behavioural.
3. Write the Verilog code for a 3:8 decoder circuit using 2:4 decoder using gate level and data flow modelling.
4. Write the Verilog code for a BCD to 7-segment display code converter circuit using gate level, data flow and behavioural.
5. Write the Verilog code for a binary to Gray code converter circuit using gate level, data flow and behavioural.
6. Write the Verilog code for an 8:3 binary encoder circuit using gate level, data flow and behavioural.
7. Write the Verilog code for a shifter circuit and barrel shifter circuit shown in figure using gate level, data flow and behavioural.




Shifter Circuit






Barrel Shifter Circuit

8. Write the Verilog code for a 4 bit comparator circuit using gate level, data flow and behavioural.
9. Write the Verilog code for an one hot encoder circuit using gate level, data flow and behavioural.
10. Show how a 16:1 multiplexer is built using five 4:1 multiplexers also write Verilog HDL using gate level, data flow and behavioural modelling
11. Write the Verilog code for a 4 bit BCD circuit using gate level, data flow and behavioural.
12. Write the Verilog code for a 2 bit Comparator circuit using gate level, data flow and behavioural.
13. Find out the expressions of the following functions and write Verilog HDL using gate level, data flow and behavioural modelling
 - a) $f(x_1, x_2, x_3) = \sum m(2,3,4,6,7)$
 - b) $f(x_1, x_2, x_3) = \prod M(0,1,5)$
 - c) $f(x_1, x_2, x_3, x_4) = \sum m(3,7,9,12,13,14,15)$
 - d) $f(x_1, x_2, x_3) = \prod M(0,2,3,7)$
14. Implement the following functions by using Multiplexer and write the Verilog code using gate level, data flow
 - a) $f = \overline{w_1 w_3} + \overline{w_2 w_3}$
 - b) $f = \overline{\overline{w_1 w_3} + w_1 w_2 + w_1 w_3}$
15. Design and implement 16:1 Multiplexer using two 8:1 MUX in Verilog HDL using gate level, data flow and behavioural.
16. Write the Verilog code for the circuit shown in figures, using gate level, data flow modelling




-
- The diagram shows a 4-bit parallel adder circuit. It consists of two 4-bit adders, OA121 and OA132, and two 4-bit registers, F01S1D. The inputs are Marks4, Marks3, Marks2, and Marks1. Marks4, Marks3, and Marks2 are connected to the A inputs of OA121 and OA132. Marks1 is connected to the A input of OA132 and the INRBH input of the first register. The outputs of OA121 and OA132 are connected to the A inputs of the two AND gates (AND2). The outputs of the AND gates are connected to the CK inputs of the two registers. The outputs of the registers are Grade1 and Grade0. The circuit is labeled 'b1' and 'b2'.



19. Model a 4 bit binary multiplier using Verilog HDL using data flow and behavioural modelling.
20. Write a Verilog code to verify the functionality of T flip-flop with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
21. Write a Verilog code to verify the functionality of 4-bit Asynchronous counter with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.

22. Write a Verilog code to verify the functionality of 4-bit Synchronous counter with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
23. Write a Verilog code to verify the functionality of JKMS flip-flop with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
24. Write a Verilog code to verify the functionality of JK flip-flop with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
25. Write a Verilog code to verify the functionality of D flip-flop with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
26. Write a Verilog code to verify the functionality of RS flip-flop with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
27. Write a Verilog code to verify the functionality of Serial adder with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
28. Write a Verilog code to verify the functionality of Parallel adder with test bench and synthesize the above design with the following constraints (Clock, Input delay, Output delay, Rise time, Fall time) to meet the timing.
29. Write a Verilog code to verify the functionality of Universal gates and Transmission gates with test bench and synthesize the above design.
30. Write a Verilog code to verify the functionality of Inverter and Buffer with test bench and synthesize the above design.
31. Design a FSM (Finite State Machine either Moore type or Mealy Type) to detect a sequence 10110.
32. Design a FSM (Finite State Machine either Moore type or Mealy Type) to detect more than one "1"s in last 3 samples. Overlapping input patterns are allowed.
33. Design an FSM that has input w and output z. The machine is a sequence detector that produces $z=1$ when the previous two values of w were 00 or 11; otherwise $z=0$. Also write the Verilog code to implement the FSM.
34. Write Verilog code to implement the FSM shown in the figure.



State Diagram

35. Write Verilog code for the FSM shown in the table.

Present	Next State		Output
State	w=0	w=1	
y ₂ y ₁	Y ₂ Y ₁	Y ₂ Y ₁	
00	10	11	0
01	01	00	0
10	11	00	0
11	10	01	1

State Assigned Table

36. A sequential circuit has two inputs, w₁ and w₂ and one output z. Its function is to compare the input sequences on the two inputs. If w₁=w₂ during any four consecutive clock cycles, the circuit produces z=1: otherwise z=0. For example

W₁=0110111000110

W₂=1110101000111

Z= 0000100001110

Write Verilog code for the FSM discussed above.