# **Nanoprocessor Design Competition - Lab Report**

CS1050 - Computer Organization and Digital Design

### **Team members** - Group 26

1.	Mahanama K.J.C	230387V
2.	Udayanga D.M.S	230651C
3.	Nawarathna T.P	230427V
4.	Wickramaarachchi W.A.A.U	230702K

#### Introduction

This lab exercise was to design a 4-bit nanoprocessor to execute four instructions (MOVI, ADD, NEG, JZR).

We designed the following components like a 4-bit add/subtract unit, 3-bit program counter, multiplexers, register bank, and instruction decoder using VHDL. The nanoprocessor was utilized on the BASYS 3 board to run an assembly program.

#### Lab Task

The task was to build the 4-bit nanoprocessor to execute four instructions. Components included a 4-bit add/subtract unit, 3-bit program counter, multiplexers, register bank, program rom and instruction decoder.

An assembly program to sum integers 1 to 3 was converted to machine code and hardcoded into ROM.

The design was simulated, tested on the BASYS 3 board with R7 output on LEDs and a 7-segment display, and demonstrated.

# **Table of Content**

Introduction	1
Lab Task	1
Table of Content	2
Work Division Among Team	
Testing Methodology	
Challenges Faced During The Project	
Basic Nanoprocessor Design	
High Level Diagram	
Basic Nanoprocessor Implemented Design Utilization Report	
Instruction Format	
Assembly Program and Machine Code	
VHDL Codes (Design Source Files)	
Slow Clock (Slow_Clk.vhd)	
D Flip-Flop(D_FF.vhd)	
Program Counter (Program_Counter.vhd)	
Program ROM (Program_ROM.vhd)	
Instruction Decoder (Instruction_Decoder.vhd)	
2-way 4-bit Multiplexer (Mux_2way_4bit.vhd)	
• 2-way 3-bit Multiplexer (Mux_2way_3bit.vhd)	
8-way 4-bit Multiplexer (Mux_8way_4bit.vhd)	
Half Adder(HA.vhd)	
Full Adder(FA.vhd)	
3-Bit Adder (Adder_3bit.vhd)	
4-Bit Ripple Carry Adder(RCA_4.vhd)	
4-Bit Add-Subtract Arithmetic Unit(Add_Sub_Unit.vhd)	
4-Bit Register(Register_4bit.vhd)	
2-to-4 decoder (Decoder_2_to_4.vhd)	
3-to-8 decoder (Decoder_3_to_8.vhd)  Parietes Park (Parietes Park vhd)	
Register Bank(Register_Bank.vhd)	
Nanoprocessor(Nanoprocessor.vhd)	
• 16-to-7 Bit Lookup Table (LUT_16_7.vhd)	
Main Program (MainProgram.vhd)      VUDL Codes (Test Bench Files)	
VHDL Codes (Test Bench Files)	
Slow Clock (TB_Slow_Clk.vhd)      Program Counter(TB_Brogram Counter.vhd)	
Program Counter(TB_Program_Counter.vhd)      Program POM (TB_Program_POM.vhd)	
Program ROM (TB_Program_ROM.vhd)      Instruction Decoder (TB_Instruction_Decoder.vhd)	
<ul> <li>Instruction Decoder (TB_Instruction_Decoder.vhd)</li> </ul>	3∠

<ul><li>2-way 4-bit Multiplexer (TB_Mux_2way_4bit.vhd)</li></ul>	36
• 2-way 3-bit Multiplexer (TB_Mux_2way_3bit.vhd)	37
<ul><li>8-way 4-bit Multiplexer (TB_Mux_8way_4bit.vhd)</li></ul>	39
3-Bit Adder (TB_Adder_3bit.vhd)	40
<ul><li>4-Bit Add-Subtract Arithmetic Unit(TB_Add_Sub_Unit.vhd)</li></ul>	41
Register Bank(Register_Bank.vhd)	43
Nanoprocessor(TB_Nanoprocessor.vhd)	46
• 16-to-7 Bit Lookup Table (TB_LUT_16_7.vhd)	47
Main Program (TB_MainProgram.vhd)	49
Constraint File	51
Elaborated Schematic Designs	52
Main Program	
Nanoprocessor	
Slow Clock	52
LUT Seven Segment	53
Program Counter	53
Program ROM	53
Instruction Decoder	54
Register Bank	54
8 way 4 bit Mux	55
2 way 4 bit Mux	55
3 bit Adder	56
Add Sub Unit	56
Optimized Nano Processor	57
High Level Diagram	58
Nano Processor with Additional Features	
Additional Feature Nanoprocessor Elaborated Design	60
High Level Diagram	61
Instructions Format	62
Program ROM Design Source	62
Instruction Decoder Design Source	63
Multiplier 6 bit Design Source	65
Even Odd Checker Design Source	65
Divider 12 bit Design Source	66
Comparator Design Source	67
Nanoprocessor Design Source	68
Main Program Design Source	72
Conclusion	77

#### **Work Division Among Team**

- Mahanama K.J.C -Assembled and interconnected components, ensuring seamless communication. Designed and implemented two versions of the nanoprocessor, an optimized model, and an extended version featuring advanced functionality. (16 hours)
- Nawarathna T.P- Designed VHDL source code for components including the Add/Sub Unit, RCA, decoders, and multiplexers, ensuring adherence to performance and functionality requirements.- (10 Hours)
- Wikramaarachchi W.A.A.U Developed VHDL source code for essential components such as the Register Bank, ROM, Instruction Decoder, and Program Counter, ensuring seamless integration into the nanoprocessor. (12 Hours)
- Udayanga D.M.S- Developed comprehensive test bench code for individual components, conducted testing of subcomponents to verify correctness and performance.- (15 Hours)

#### **Testing Methodology**

**Unit Testing**: Each component was tested individually by applying inputs and verifying outputs to ensure correct functionality.

**Integration Testing**: After assembling the components into a full system, integration tests were performed to verify proper communication and overall system behavior.

**Assembly Program Testing**: The assembly code was tested extensively to ensure it exercised all processor features and produced correct outputs for various inputs.

**Simulation Testing**: Simulations were run to detect and fix issues before deploying to hardware, validating hardware logic and program behavior.

**BASYS 3 Board Testing**: The complete system was deployed to the BASYS 3 board for real world testing, confirming final functionality and performance.

#### **Challenges Faced During The Project**

#### **Unpredictable Behavior During Testing on Basys3 Board**

While testing our design on the Basys3 board, we observed inconsistent behavior—sometimes the output remained at 0, and other times it jumped directly to the final result without intermediate states. To resolve this, we configured a slower clock to better observe transitions and carefully mapped the input/output constraints to match the board specifications, which stabilized the behavior.

#### **Synchronizing the Project Across Team Members**

As different team members were responsible for developing various components, inconsistencies in variable names and input/output definitions led to difficulties during integration. To address this, we used GitHub for version control and collaboration, which helped us manage changes efficiently, track progress, and synchronize our work across the team.

#### **Clock Configuration for LEDs**

We attempted to use all four LEDs with a clock signal, but this resulted in unpredictable outcomes. To resolve the issue, we conducted research and referred to the Basys3 board manual. Based on the insights gained, we adjusted the clock configuration, which led to the correct and stable functioning of the LEDs.

### **Unexpected Behavior with Division Instruction**

While implementing division, we initially used a single divide instruction to obtain both the quotient and remainder. However, this led to unpredictable results, as the instruction also affected other operations. To fix this, we modified the implementation to explicitly produce the quotient and remainder separately, which ensured accurate and consistent outputs.

# **Basic Nanoprocessor Design**

The 4-bit nanoprocessor was designed following the high-level diagram provided, integrating the following components:

- 1. **4-bit add/subtract unit** capable of adding and subtracting numbers represented in 2's complement.
- 2. **3-bit adder** capable of incrementing the program counter
- 3. **3-bit program counter** capable of storing the memory location of the next instruction to be executed
- 4. **2-way 3-bit Multiplexer** take in 2 inputs each with 3 bits and gives output as 3 bits
- 5. **2-way 4-bit Multiplexer** take in 2 inputs each with 3 bits and gives output as 4 bits
- 6. **8-way 4-bit Multiplexer** take in 8 inputs each with 3 bits and gives output as 4 bits
- 7. **Register Bank** provide a storage mechanism for temporary data. Consists 8, 4-bit Registers.
- 8. **ProgramROM** -Stores the assembly program.
- 9. **Instruction Decoder** capable of activating necessary components based on the instructions we are planning to execute

**Reset Mechanism:** The nanoprocessor is reset by pressing and holding the btnC button, initializing the system.

**Clock Speed:** The internal clock was reduced from 100 MHz to 1 MHz using a slow clock, making the calculation process visible to the naked eye.

#### **LED Outputs:**


**LED0–LED3:** Display the 4-bit signed output of the R7 register in two's complement.

LED14: Overflow Flag

LED15: Zero Flag

**7-Segment Display:** The rightmost segment shows the magnitude of the R7 register output.

# High Level Diagram



### Basic Nanoprocessor Implemented Design Utilization Report

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
∨ N MainProgram	34	53	22	34	8	19	1
✓ ■ Nanoprocessor_0 (Na	23	19	9	23	5	0	0
> I Program_Counter	10	3	6	10	2	0	0
> I Register_Bank_0 (	13	16	7	13	1	0	0
Slow_Clk_0 (Slow_Clk)	11	34	15	11	3	0	0

#### Instruction Format

Instruction	Description	Format (12-bit instruction)
MOVI R, d	Move immediate value $d$ to register R, i.e., $R \leftarrow d$ R $\in$ [0, 7], $d \in$ [0, 15]	10RRR000dddd
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0
	Ra, Rb ∈ [0, 7]	
NEG R	2's complement of registers R, i.e., R $\leftarrow$ – R R $\in$ [0, 7]	01RRR000000
JZR R, d	Jump if value in register R is 0, i.e., If R == 0	11RRR0000ddd
	PC ← d;	
	Else	
	PC ← PC + 1;	
	$R \in [0, 7], d \in [0, 7]$	

# Assembly Program and Machine Code

10 001 000 0001 -- MOVI R1, 1 10 010 000 0010 -- MOVI R2, 2 10 011 000 0011 -- MOVI R3, 3 10 111 000 0000 -- MOVI R7, 0

**00 111 001 0000** -- ADD R7, R1

**00 111 010 0000** -- ADD R7, R2 **00 111 011 0000** -- ADD R7, R3

**11 000 0000 111** -- JZR, R0

-- Move immediate value 1 into register R1

-- Move immediate value 2 into register R2

-- Move immediate value 3 into register R3

-- Move immediate value 0 into register R7

-- Add the values in R1,R7 and store in R7

-- Add the values in R2,R7 and store in R7

-- Add the values in R3,R7 and store in R7

-- Jump to instruction 7 if R0 is zero

# VHDL Codes (Design Source Files)

#### Slow Clock (Slow\_Clk.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow_Clk is
SIGNAL count : integer :=1;
SIGNAL Clk_status : STD_LOGIC :='0';
begin
    process (Clk in) begin
    if (rising edge(Clk in)) then
    count <= count +1 ;</pre>
        if (count = 50000000) then
             Clk status <= NOT (Clk status);</pre>
              Clk out <= Clk status ;</pre>
             count <= 1;
        end if;
    end if;
    end process;
end Behavior;
```

# • D Flip-Flop(D\_FF.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity D_FF is
    Port ( D : in STD_LOGIC;
        Res : in STD_LOGIC;
        Clk : in STD_LOGIC;
        Q : out STD_LOGIC;
        Qbar : out STD_LOGIC);
end D_FF;

architecture Behavioral of D_FF is
```

```
begin
    process (Clk) begin
    if (rising_edge(Clk)) then
        if Res = '1' then
        Q <= '0';
        Qbar <= '1';
    else
        Q <= D;
        Qbar <= not D;
    end if;
    end process;
end Behavioral;</pre>
```

### Program Counter (Program\_Counter.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Program Counter is
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (2 downto 0));
end Program Counter;
architecture Behavioral of Program Counter is
component D FF
Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC;
           Qbar : out STD LOGIC);
end component;
begin
  D FF 0 : D FF
       port map (
           D \Rightarrow D(0),
           Res => Res,
           Clk => Clk,
           Q => Q(0);
   D FF 1 : D FF
       port map (
           D \Rightarrow D(1),
```

## • Program ROM (Program\_ROM.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric_std.all;
entity Program ROM is
    Port ( address : in STD_LOGIC_VECTOR (2 downto 0);
           instructions : out STD_LOGIC_VECTOR (11 downto 0));
end Program ROM;
architecture Behavioral of Program ROM is
type rom_type is array (0 to 7) of std_logic_vector(11 downto 0);
    signal ROM : rom type := (
                "100010000001", -- MOVI R1, 1
                "100100000010", -- MOVI R2, 2
                "100110000011", -- MOVI R3, 3
                "101110000000", -- MOVI R7, 0
                 "001110010000", -- ADD R7, R1
                 "001110100000", -- ADD R7, R2
                "001110110000", -- ADD R7, R3
                "11000000111" -- JZR, R0
    );
begin
instructions <= ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```

#### Instruction Decoder (Instruction\_Decoder.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Instruction Decoder is
    Port (Instruction: in STD LOGIC VECTOR (11 downto 0);
           Reg Check Jump : in STD LOGIC VECTOR (3 downto 0);
           Add Sub Sel : out STD LOGIC;
           RegA: out STD LOGIC VECTOR (2 downto 0);
           RegB : out STD LOGIC VECTOR (2 downto 0);
           Immediate Value : out STD LOGIC VECTOR (3 downto 0);
           Load Sel : out STD LOGIC;
           Reg EN: out STD LOGIC VECTOR (2 downto 0);
           Jump Flag : out STD LOGIC;
           Jump_Address : out STD_LOGIC_VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
signal Operator: std logic vector (1 downto 0);
begin
    Operator <= Instruction(11 downto 10);
    process (Operator, Instruction, Reg_Check_Jump) begin
        Add Sub Sel <= '0';
        Jump Flag <= '0';</pre>
        Load Sel <= '0';</pre>
        RegA <= "000";
        RegB <= "000";
        Immediate Value <= "0000";</pre>
        Reg EN <= "000";
        Jump Address <= "000";</pre>
        if Operator = "00" then --ADD
            RegA <= Instruction(9 downto 7);</pre>
            RegB <= Instruction(6 downto 4);</pre>
            Reg EN <= Instruction(9 downto 7);</pre>
        elsif Operator = "01" then --NEG
            Reg EN <= Instruction(9 downto 7);</pre>
            RegB <= Instruction(9 downto 7);</pre>
            Add_Sub_Sel <= '1';
        elsif Operator = "10" then --MOVI
            Immediate Value <= Instruction(3 downto 0);</pre>
            Reg EN <= Instruction(9 downto 7);</pre>
            Load Sel <= '1';
        elsif Operator = "11" then --JZR
```

#### 2-way 4-bit Multiplexer (Mux\_2way\_4bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2way 4bit is
    Port ( I0, I1 : in STD LOGIC VECTOR(3 downto 0);
           Sel : in STD LOGIC;
           RegOut : out STD_LOGIC_VECTOR(3 downto 0));
end Mux 2way 4bit;
architecture Behavioral of Mux 2way 4bit is
begin
    process(IO, I1, Sel)
    begin
        if Sel = '0' then
            RegOut <= I0;
        else
            RegOut <= I1;</pre>
        end if;
    end process;
end Behavioral;
```

# 2-way 3-bit Multiplexer (Mux\_2way\_3bit.vhd)

```
process(I0, I1, Sel)
begin
    if Sel = '0' then
        RegOut <= I0;
    else
        RegOut <= I1;
    end if;
    end process;
end Behavioral;</pre>
```

# • 8-way 4-bit Multiplexer (Mux\_8way\_4bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 8way 4bit is
    Port ( I0, I1, I2, I3, I4, I5, I6, I7 : in STD LOGIC VECTOR(3 downto 0);
           Sel : in STD LOGIC VECTOR(2 downto 0);
           RegOut : out STD LOGIC VECTOR(3 downto 0));
end Mux 8way 4bit;
architecture Behavioral of Mux 8way 4bit is
begin
    with Sel select
    RegOut \leq IO when "000",
              I1 when "001",
              I2 when "010",
              I3 when "011",
              I4 when "100",
              I5 when "101",
              I6 when "110",
              I7 when "111",
              (others => '0') when others;
```

end Behavioral;

### Half Adder(HA.vhd)

#### Full Adder(FA.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
SIM. VComponents.all;
entity FA is
    Port ( A : in STD_LOGIC;
            B : in STD_LOGIC;
            C in : in STD LOGIC;
            S : out STD LOGIC;
            C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA
     port (
     A: in std_logic;
     B: in std logic;
     S: out std logic;
     C: out std_logic);
end component;
SIGNAL HAO S, HAO C, HA1 S, HA1 C : std logic;
begin
HA 0 : HA
     port map (
     A => A
     B \Rightarrow B
     S \Rightarrow HA0 S,
     C \Rightarrow HA0 C);
HA 1 : HA
     port map (
     A \Rightarrow HA0 S,
     B \Rightarrow C in,
     S \Rightarrow HA1 S,
     C \Rightarrow HA1 C);
S <= HA1 S;
C out <= HA0 C OR HA1 C;
end Behavioral;
```

# • 3-Bit Adder (Adder\_3bit.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity Adder_3bit is
    Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
            S : out STD_LOGIC_VECTOR (2 downto 0);
            C out : out STD LOGIC);
end Adder_3bit;
architecture Behavioral of Adder 3bit is
component FA
     port (
     A: in std_logic;
     B: in std_logic;
     C_in: in std_logic;
     S: out std logic;
     C_out: out std_logic);
end component;
signal C1,C2,C3 : std logic;
signal Sum : std logic vector (2 downto 0);
signal Inc : std logic := '1';
begin
    FA_0 : FA
         port map(
             A \Rightarrow A(0),
             B \Rightarrow Inc,
             C in => '0',
             S => Sum(0),
             C \text{ out } => C1
         );
    FA 1 : FA
        port map(
            A \Rightarrow A(1)
             B => '0',
             C in => C1,
             S \Rightarrow Sum(1),
             C \text{ out} \Rightarrow C2
         );
    FA 2 : FA
         port map(
             A \Rightarrow A(2),
             B => '0',
             C in => C2,
             S => Sum(2),
             C \text{ out } => C3
         );
 S <= Sum;
 C out <= C3;
end Behavioral;
```

#### 4-Bit Ripple Carry Adder(RCA\_4.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA 4 is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B : in STD LOGIC VECTOR (3 downto 0);
            C_in : in STD_LOGIC;
            S : out STD_LOGIC_VECTOR (3 downto 0);
            C out : out STD LOGIC);
end RCA 4;
architecture Behavioral of RCA 4 is
component FA
     port (
     A: in std logic;
     B: in std logic;
     C_in: in std_logic;
     S: out std logic;
     C out: out std logic);
end component;
SIGNAL FAO S, FAO C, FA1 S, FA1 C, FA2 S, FA2 C, FA3 S, FA3 C : std logic;
begin
    FA 0 : FA
         port map (
             A \Rightarrow A(0),
             B => B(0),
             C in \Rightarrow C in,
             S \Rightarrow S(0),
             C \text{ out } => FA0 C);
    FA 1 : FA
         port map (
            A => A(1),
             B => B(1),
             C in => FA0 C,
             S \Rightarrow S(1),
             C \text{ out } => FA1 C);
    FA 2 : FA
         port map (
              A \Rightarrow A(2),
              B => B(2),
              C in => FA1 C,
              S \Rightarrow S(2),
              C_out => FA2_C);
    FA 3 : FA
        port map (
              A \Rightarrow A(3),
```

#### 4-Bit Add-Subtract Arithmetic Unit(Add\_Sub\_Unit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Add Sub Unit is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B : in STD LOGIC VECTOR (3 downto 0);
            Add Sub Sel : in STD LOGIC;
            S : out STD LOGIC VECTOR (3 downto 0);
           Carry : out STD LOGIC;
            Zero : out STD_LOGIC);
end Add Sub Unit;
architecture Behavioral of Add Sub Unit is
component RCA 4
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B : in STD LOGIC VECTOR (3 downto 0);
            C in : in STD LOGIC;
            S : out STD LOGIC VECTOR (3 downto 0);
            C_out : out STD_LOGIC);
end component;
signal B new, Sum : std logic vector(3 downto 0);
signal Cout: std logic;
begin
B \text{ new}(0) \le Add \text{ Sub Sel XOR B}(0);
B \text{ new}(1) \le Add Sub Sel XOR B(1);
B \text{ new}(2) \le Add \text{ Sub Sel XOR } B(2);
B \text{ new}(3) \le Add Sub Sel XOR B(3);
RCA 4 0 : RCA 4
    Port map (
           A => A
            B \Rightarrow B new,
            C in => Add Sub Sel, -- Two's complement +1
            S => Sum,
            C out => Cout);
S <= Sum;
Carry <= Cout;</pre>
```

```
process(Sum)
begin
   if Sum="0000" and Cout='0' then
      Zero <= '1';
   else
      Zero <= '0';
   end if;
end process;
end Behavioral;</pre>
```

### 4-Bit Register(Register\_4bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register 4bit is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC;
           Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end Register 4bit;
architecture Behavioral of Register 4bit is
begin
   process (Clk) begin
        if (rising edge(Clk)) then
            if Reset = '0' then
                 if EN = '1' then
                    Q <= D;
                 end if;
            else
                Q <= "0000";
            end if;
         end if;
    end process;
end Behavioral;
```

# 2-to-4 decoder (Decoder\_2\_to\_4.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Decoder_2_to_4 is
    Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
        EN : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (3 downto 0));
end Decoder_2_to_4;
architecture Behavioral of Decoder_2_to_4 is
```

```
begin
    Y(0) <= EN AND (NOT I(1)) AND (NOT I(0));
    Y(1) <= EN AND (NOT I(1)) AND I(0);
    Y(2) <= EN AND I(1) AND (NOT I(0));
    Y(3) <= EN AND I(1) AND I(0);
end Behavioral;</pre>
```

#### 3-to-8 decoder (Decoder\_3\_to\_8.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component Decoder 2 to 4
port(
    I: in STD LOGIC VECTOR;
    EN: in STD LOGIC;
    Y: out STD LOGIC VECTOR );
end component;
signal IO: STD LOGIC VECTOR (1 downto 0);
signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0);
signal en0,en1, I2 : STD LOGIC;
begin
    en0 <= NOT(I(2)) AND EN;
    en1 \leq I(2) AND EN;
    I0 <= I(1 downto 0);</pre>
    Decoder 2 to 4 0 : Decoder 2 to 4
    port map (
        I \Rightarrow I0,
        EN => en0,
        Y \Rightarrow Y0);
    Decoder 2 to 4 1 : Decoder 2 to 4
    port map(
        I \Rightarrow I0,
        EN => en1,
        Y \Rightarrow Y1);
    Y(3 downto 0) <= Y0;
    Y(7 downto 4) <= Y1;
end Behavioral;
```

#### Register Bank(Register\_Bank.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register Bank is
    Port ( Clk : in STD LOGIC;
           RegEN: in STD LOGIC VECTOR (2 downto 0);
           Data: in STD LOGIC VECTOR (3 downto 0);
           Reset : in STD LOGIC;
           Reg0 : out STD LOGIC VECTOR (3 downto 0);
           Reg1: out STD LOGIC VECTOR (3 downto 0);
           Reg2: out STD LOGIC VECTOR (3 downto 0);
           Reg3: out STD LOGIC VECTOR (3 downto 0);
           Reg4: out STD LOGIC VECTOR (3 downto 0);
          Reg5: out STD LOGIC VECTOR (3 downto 0);
           Reg6 : out STD LOGIC VECTOR (3 downto 0);
          Reg7 : out STD LOGIC VECTOR (3 downto 0));
end Register Bank;
architecture Behavioral of Register Bank is
component Register 4Bit
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
       EN : in STD LOGIC;
       Clk : in STD LOGIC;
       Reset : in STD LOGIC;
       Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component Decoder 3 to 8
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC ;
           Y : out STD LOGIC VECTOR (7 downto 0));
end component;
signal Select Reg : STD LOGIC VECTOR (7 downto 0);
begin
    Decoder 3 to 8 0 : Decoder 3 to 8
              Port map ( I=>RegEN,
                        EN=>'1',
                        Y=>Select Reg );
    Reg 0 : Register 4bit
                Port map ( D=>"0000",
                        EN=>Select Reg(0),
                        Clk=>Clk,
                        Reset=>Reset,
                        Q=> Reg0 ); --Hardcoded to zero
    Reg 1 : Register 4bit
                Port map ( D=>Data,
                        EN=>Select Reg(1),
```

```
Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg1);
    Reg 2 : Register_4bit
                Port map ( D=>Data,
                         EN=>Select Reg(2),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg2);
    Reg 3 : Register 4bit
                Port map ( D=>Data,
                         EN=>Select Reg(3),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg3);
    Reg 4 : Register 4bit
                Port map ( D=>Data,
                         EN=>Select Reg(4),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg4);
   Reg 5 : Register 4bit
                Port map ( D=>Data,
                         EN=>Select Reg(5),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg5 );
    Reg_6 : Register_4bit
                Port map ( D=>Data,
                         EN=>Select Reg(6),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Reg6);
    Reg_7 : Register_4bit
                Port map ( D=>Data,
                         EN=>Select Reg(7),
                         Clk=>Clk,
                         Reset=>Reset,
                         Q=> Req7);
end Behavioral;
```

# Nanoprocessor.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Nanoprocessor is
   Port ( Clk : in STD_LOGIC;
        Reset : in STD_LOGIC;
        Overflow : out STD_LOGIC;
        Zero : out STD_LOGIC;
        Reg_7_Out : out STD_LOGIC_VECTOR (3 downto 0));
```

```
end Nanoprocessor;
architecture Behavioral of Nanoprocessor is
component Register Bank
    Port ( Clk : in STD LOGIC;
       RegEN: in STD LOGIC VECTOR (2 downto 0);
       Data : in STD LOGIC VECTOR (3 downto 0);
       Reset : in STD LOGIC;
       Reg0 : out STD LOGIC VECTOR (3 downto 0);
       Reg1 : out STD LOGIC VECTOR (3 downto 0);
       Reg2: out STD LOGIC VECTOR (3 downto 0);
       Reg3: out STD LOGIC VECTOR (3 downto 0);
       Reg4: out STD LOGIC VECTOR (3 downto 0);
       Reg5: out STD LOGIC VECTOR (3 downto 0);
       Reg6: out STD LOGIC VECTOR (3 downto 0);
       Reg7 : out STD LOGIC VECTOR (3 downto 0));
end component;
component Program Counter
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
       Res : in STD LOGIC;
       Clk : in STD LOGIC;
       Q : out STD LOGIC VECTOR (2 downto 0));
end component;
component Program ROM
    Port (address: in STD LOGIC VECTOR (2 downto 0);
       instructions : out STD LOGIC VECTOR (11 downto 0));
end component;
component Instruction Decoder
    Port (Instruction: in STD LOGIC VECTOR (11 downto 0);
       Reg Check Jump : in STD LOGIC VECTOR (3 downto 0);
       Add Sub Sel : out STD LOGIC;
       RegA: out STD LOGIC VECTOR (2 downto 0);
       RegB : out STD LOGIC VECTOR (2 downto 0);
       Immediate Value : out STD LOGIC VECTOR (3 downto 0);
       Load Sel : out STD LOGIC;
       Reg EN: out STD LOGIC VECTOR (2 downto 0);
       Jump Flag : out STD LOGIC;
       Jump Address : out STD LOGIC VECTOR (2 downto 0));
end component;
component Add Sub Unit
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
       B : in STD LOGIC VECTOR (3 downto 0);
       Add_Sub_Sel : in STD LOGIC;
       S: out STD LOGIC VECTOR (3 downto 0);
       Carry : out STD LOGIC;
       Zero : out STD LOGIC);
end component;
component Adder 3bit
```

```
Port ( A : in STD LOGIC VECTOR (2 downto 0);
       S : out STD_LOGIC_VECTOR (2 downto 0);
       C out : out STD LOGIC);
end component;
component Mux 8way 4bit
    Port ( I0, I1, I2, I3, I4, I5, I6, I7 : in STD LOGIC VECTOR(3 downto 0);
       Sel : in STD LOGIC VECTOR(2 downto 0);
       RegOut : out STD LOGIC VECTOR(3 downto 0));
end component;
component Mux 2way 3bit
    Port ( I0, I1 : in STD LOGIC VECTOR(2 downto 0);
       Sel : in STD LOGIC;
       RegOut : out STD LOGIC VECTOR(2 downto 0));
end component;
component Mux 2way 4bit
    Port ( I0, I1 : in STD LOGIC VECTOR(3 downto 0);
       Sel : in STD LOGIC;
       RegOut : out STD LOGIC VECTOR(3 downto 0));
end component;
component LUT 16 7
    Port (address: in STD LOGIC VECTOR (3 downto 0);
       data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal load sel, sub, jflag : STD LOGIC;
signal Pointer, PCaddress, reg en, jump add, adderOut, mux 1, mux 2
:STD LOGIC VECTOR (2 downto 0);
signal Instruction: STD LOGIC VECTOR (11 downto 0);
signal IVal, result, reg data, r0,r1,r2,r3,r4,r5,r6,r7, data1, data2
 :STD LOGIC VECTOR (3 downto 0);
begin
Program Counter 0 : Program Counter
port map (
  D => Pointer,
  Res => Reset,
  Clk => Clk,
  Q => PCaddress);
Program Rom 0 : Program Rom
port map (
  address => PCaddress,
   instructions => Instruction);
Instruction Decoder 0 : Instruction Decoder
port map (
  Instruction => Instruction,
 Reg Check Jump => data1,
 Reg EN => reg en,
```

```
Load Sel => load sel,
  Immediate_Value => IVal,
  RegA \Rightarrow mux 1,
  RegB \Rightarrow mux 2,
  Add Sub Sel => sub,
  Jump Flag => jflag,
  Jump Address => jump_add );
Register Bank 0 : Register Bank
port map (
  Clk
       => Clk,
  RegEN => reg en,
  Data => reg_data,
  Reset => Reset,
  Reg0 \Rightarrow r0,
  Reg1 \Rightarrow r1,
  Reg2 \Rightarrow r2,
  Reg3 \Rightarrow r3,
  Reg4 \Rightarrow r4,
  Reg5 \Rightarrow r5,
  Reg6 \Rightarrow r6,
  Reg7 \Rightarrow r7);
Mux 8way 4bit 0 : Mux 8way 4bit
port map (
IO => r0, II => r1, I2 => r2, I3 => r3, I4 => r4, I5 => r5, I6 => r6, I7=> r7,
  Sel \Rightarrow mux 1,
  RegOut => data1);
Mux 8way 4bit 1 : Mux 8way 4bit
port map (
  I0=> r0, I1 => r1, I2 => r2, I3 => r3, I4 => r4, I5=> r5, I6=> r6, I7=> r7,
  Sel \Rightarrow mux 2,
  RegOut => data2);
Add Sub Unit 0 : Add Sub Unit
port map (
  A => data1,
  B \Rightarrow data2,
  Add Sub Sel => sub,
  S => result,
  Carry => Overflow,
  Zero => Zero);
Mux 2way 4bit 0 : Mux 2way 4bit
port map (
  I0 => result,
  I1 => IVal,
  Sel => load sel,
  RegOut => reg data);
Adder 3bit 0 : Adder 3bit
port map (
  A => PCaddress,
```

```
S => adderOut);

Mux_2way_3bit_0 : Mux_2way_3bit
port map (
    I0 => adderOut,
    I1 => jump_add,
    Sel => jflag,
    RegOut => Pointer);

Reg_7_Out <= r7;
end Behavioral;</pre>
```

#### • 16-to-7 Bit Lookup Table (LUT\_16\_7.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity LUT 16 7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end LUT_16_7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto 0);
    signal sevenSegment ROM : rom type := (
                            "1000000", --0
                             "1111001", --1
                             "0100100", --2
                             "0110000", --3
                             "0011001", --4
                             "0010010", --5
                             "0000010", --6
                             "1111000", --7
                             "0000000", --8
                             "0010000", --9
                             "0001000", --a
                             "0000011", --b
                             "1000110", --c
                             "0100001", --d
                             "0000110", --e
                             "0001110" --f
    );
begin
data <= sevenSegment ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```

# Main Program (MainProgram.vhd)

```
use IEEE.STD LOGIC 1164.ALL;
entity MainProgram is
    Port ( Clk : in STD_LOGIC;
       Reset : in STD LOGIC;
       Seg 7 Out : out STD LOGIC VECTOR (6 downto 0);
       Reg 7 DOut : out STD LOGIC VECTOR (3 downto 0);
       Overflow: out STD LOGIC;
       Zero : out STD LOGIC;
       Anode: out STD LOGIC VECTOR (3 downto 0));
end MainProgram;
architecture Behavioral of MainProgram is
component Slow Clk
    Port ( Clk in : in STD_LOGIC;
       Clk out : out STD LOGIC);
end component;
component LUT 16 7
    Port (address: in STD LOGIC VECTOR (3 downto 0);
       data : out STD LOGIC VECTOR (6 downto 0));
end component;
component Nanoprocessor
    Port ( Clk : in STD LOGIC;
       Reset : in STD LOGIC;
       Overflow: out STD LOGIC;
       Zero : out STD LOGIC;
       Reg 7 Out : out STD LOGIC VECTOR (3 downto 0));
end component;
signal Display_out : STD_LOGIC_VECTOR (3 downto 0);
signal SlowClk : STD_LOGIC;
begin
    Slow Clk 0 : Slow Clk
    port map (
        Clk in=> Clk,
        Clk out => SlowClk);
    Nanoprocessor 0 : Nanoprocessor
    port map (
         Clk => SlowClk,
         Reset => Reset,
         Overflow => Overflow,
         Zero => Zero,
         Reg 7 Out => Display out);
    Reg 7 Out <= Display out;</pre>
    LUT 16 7 0 : LUT 16 7
        port map (
          address => Display out,
          data => Seg 7 Out);
```


```
Reg_7_DOut <= Display_out;
Anode <= "1110";
end Behavioral;</pre>
```

# **VHDL Codes (Test Bench Files)**

Slow Clock (TB\_Slow\_Clk.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB_Slow_Clk is
-- Port ();
end TB Slow Clk;
architecture Behavioral of TB Slow Clk is
    component Slow Clk
        Port ( Clk in : in STD LOGIC;
               Clk out : out STD LOGIC);
    end component;
   signal Clk_in_tb : STD_LOGIC := '0';
   signal Clk out tb : STD LOGIC;
   constant Clk Period : time := 10 ns;
begin
   uut: Slow Clk
   port map (
        Clk in => Clk in tb,
        Clk out => Clk out tb
    );
    process
        begin
            while now < 1 ms loop -- Simulate for 1 ms
                Clk in tb <= '0';
                wait for Clk Period/2;
                Clk in tb <= '1';
                wait for Clk Period/2;
        end loop;
        wait;
    end process;
```

end Behavioral;




### Program Counter(TB\_Program\_Counter.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Program Counter is
-- Port ();
end TB Program Counter;
architecture Behavioral of TB Program Counter is
    component Program Counter
        Port ( D : in STD LOGIC VECTOR (2 downto 0);
               Res : in STD LOGIC;
               Clk : in STD LOGIC;
               Q : out STD LOGIC VECTOR (2 downto 0));
    end component;
    signal D
                : STD LOGIC VECTOR(2 downto 0) := "000";
    signal Res : STD LOGIC ;
    signal Clk : STD LOGIC := '0';
    signal Q
                : STD LOGIC VECTOR(2 downto 0);
begin
    uut: Program Counter Port Map (
        D \Rightarrow D
        Res => Res,
        Clk => Clk,
        Q \Rightarrow Q
    );
    process
        begin
        while true loop
            Clk <= '0';
            wait for 10 ns;
            Clk <= '1';
            wait for 10 ns;
        end loop;
    end process;
    process
        begin
            Res <= '0';
            D <= "000";
            wait for 20 ns;
            D <= "001";
            wait for 20 ns;
```

```
D <= "010";
       wait for 20 ns;
       D <= "011";
       wait for 20 ns;
       Res <= '1';
       D <= "100";
       wait for 20 ns;
       D <= "101";
       wait for 20 ns;
       D <= "110";
       wait for 20 ns;
       D <= "111";
       wait for 20 ns;
       Res <= '1';
       D <= "000";
       wait for 20 ns;
       D <= "001";
       wait for 20 ns;
       D <= "010";
       wait for 20 ns;
       D <= "011";
       wait for 20 ns;
       Res <= '0';
       D <= "100";
       wait for 20 ns;
       D <= "101";
       wait for 20 ns;
       D <= "110";
       wait for 20 ns;
       D <= "111";
       wait for 20 ns;
       wait;
end process;
```

end Behavioral;




# Program ROM (TB\_Program\_ROM.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Program ROM is
-- Port ();
end TB Program ROM;
architecture Behavioral of TB Program ROM is
    component Program ROM
        Port (address: in STD LOGIC VECTOR (2 downto 0);
               instructions : out STD_LOGIC_VECTOR (11 downto 0));
    end component;
    signal address : STD LOGIC VECTOR (2 downto 0) := "000";
    signal instructions : STD LOGIC VECTOR (11 downto 0);
begin
    uut: Program ROM
        Port Map (
            address => address,
            instructions => instructions);
    process
        begin
            address <= "000";
            wait for 20 ns;
            address <= "001";
            wait for 20 ns;
            address <= "010";
```

```
wait for 20 ns;
address <= "011";
wait for 20 ns;
address <= "100";
wait for 20 ns;
address <= "101";
wait for 20 ns;
address <= "110";
wait for 20 ns;
address <= "111";
wait for 20 ns;
address <= "111";
wait for 20 ns;
end process;</pre>
```

end Behavioral;




# Instruction Decoder (TB\_Instruction\_Decoder.vhd)

```
Add Sub Sel : out STD LOGIC;
            RegA : out STD_LOGIC_VECTOR (2 downto 0);
            RegB : out STD_LOGIC_VECTOR (2 downto 0);
            Immediate Value: out STD LOGIC VECTOR (3 downto 0);
            Load Sel : out STD LOGIC;
            Reg EN: out STD LOGIC VECTOR (2 downto 0);
            Jump Flag : out STD LOGIC;
            Jump Address : out STD LOGIC VECTOR (2 downto 0)
        );
    end component;
    signal Instruction : STD_LOGIC_VECTOR (11 downto 0);
    signal Reg Check Jump : STD LOGIC VECTOR (3 downto 0);
    signal Add Sub Sel : STD LOGIC;
    signal RegA: STD LOGIC VECTOR (2 downto 0);
    signal RegB : STD LOGIC VECTOR (2 downto 0);
    signal Immediate Value : STD LOGIC VECTOR (3 downto 0);
    signal Load Sel : STD LOGIC;
    signal Reg EN: STD LOGIC VECTOR (2 downto 0);
    signal Jump Flag : STD LOGIC;
    signal Jump Address : STD LOGIC VECTOR (2 downto 0);
begin
    uut: Instruction Decoder
        port map (
            Instruction => Instruction,
            Reg Check Jump => Reg Check Jump,
            Add Sub Sel => Add Sub Sel,
            RegA => RegA,
            RegB => RegB,
            Immediate Value => Immediate Value,
            Load Sel => Load Sel,
            Reg EN => Reg EN,
            Jump Flag => Jump Flag,
            Jump Address => Jump Address
        );
    process
    begin
        --230651=11 1000010011 111 011
        --230387=11 1000001111 110 011
        --230427=11 1000010000 011 011
        --230702=11 1000010100 101 110
        -- Test ADD instruction
        --230651=11 0011 111 011
        Instruction <= "0011101111111"; -- ADD R1=111, R2=011</pre>
        Reg Check Jump <= "0001"; -- dummy value
        wait for 20 ns;
        --230387=11 1000001111 110 011
        Instruction <= "0011001111111"; -- ADD R1=110, R2=011</pre>
        Reg_Check_Jump <= "0001";</pre>
        wait for 20 ns;
```

```
--230427=11 1000010000 011 011
Instruction <= "0001101111111"; -- ADD R1=011, R2=011</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
--230702=11 1000010100 101 110
Instruction <= "001011101111"; -- ADD R1=101, R2=110</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
-- Test NEG instruction:
Instruction <= "010110000000"; -- NEG R2</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
Instruction <= "011000000000"; -- NEG R2</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
Instruction <= "011110000000"; -- NEG R2</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
Instruction <= "010100000000"; -- NEG R2</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
-- Test MOVI instruction:
--230651=>0011111011
Instruction <= "100011111011";</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
--230387=>01111110011
Instruction <= "1011111110011";</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
--230427=>0000011011
Instruction <= "100000011011";</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
--230702=>0100101110
Instruction <= "100100101110";</pre>
Reg Check Jump <= "0001";</pre>
wait for 20 ns;
-- Test JZR instruction with zero reg:
--230651=>0011111011
Instruction <= "110011111011";</pre>
Reg Check Jump <= "0000"; -- Zero ? Jump expected
wait for 20 ns;
--230387=>01111110011
Instruction <= "1111111110011";</pre>
Reg Check Jump <= "0000";</pre>
wait for 20 ns;
```

```
-- Test JZR instruction with non-zero reg:
--230427=>0000011011
Instruction <= "110000011011";
Reg_Check_Jump <= "1001"; -- Non-zero ? No jump wait for 20 ns;
--230387=>01111110011
Instruction <= "1111111110011";
Reg_Check_Jump <= "0001";
wait for 20 ns;
wait; -- Wait forever
end process;
```

end Behavioral;



## • 2-way 4-bit Multiplexer (TB\_Mux\_2way\_4bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Mux 2way 4bit is
-- Port ();
end TB_Mux_2way_4bit;
architecture Behavioral of TB Mux 2way 4bit is
component Mux 2way 4bit
        Port (
            10 : in STD LOGIC VECTOR(3 downto 0);
            I1 : in STD LOGIC VECTOR(3 downto 0);
            Sel : in STD LOGIC;
            RegOut : out STD LOGIC VECTOR(3 downto 0)
        );
    end component;
signal I0 tb : STD LOGIC VECTOR(3 downto 0) ;
signal I1 tb : STD LOGIC VECTOR(3 downto 0) ;
signal Sel tb : STD LOGIC ;
signal RegOut tb : STD LOGIC VECTOR(3 downto 0);
begin
uut: Mux 2way 4bit
        Port map (
            I0 \Rightarrow I0 tb,
            I1 => I1 tb,
            Sel => Sel tb,
            RegOut => RegOut tb);
process
    begin
    --230651=11 1000 0100 1111 1011
    --230387=11 1000 0011 1111 0011
    --230427=11 1000 0100 0001 1011
    --230702=11 1000 0101 0010 1110
    --get each last 8 digits for IO tb and I1 tb
    10 tb <= "1011";</pre>
    I1_tb <= "1111";</pre>
    Sel tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    IO tb <= "0011";
    I1 tb <= "1111";</pre>
    Sel tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    I0 tb <= "1011";</pre>
    I1 tb <= "0001";</pre>
```

```
Sel_tb <= '0';
wait for 100 ns;
Sel_tb <= '1';
wait for 100 ns;


I0_tb <= "1110";
I1_tb <= "0010";
Sel_tb <= '0';
wait for 100 ns;
Sel_tb <= '1';
wait for 100 ns;
end process;</pre>
```



## • 2-way 3-bit Multiplexer (TB\_Mux\_2way\_3bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB_Mux_2way_3bit is
-- Port ();
end TB Mux 2way 3bit;
architecture Behavioral of TB Mux 2way 3bit is
component Mux 2way 3bit
        Port (
            I0 : in STD LOGIC VECTOR(2 downto 0);
            I1 : in STD LOGIC VECTOR(2 downto 0);
            Sel : in STD LOGIC;
            RegOut : out STD_LOGIC_VECTOR(2 downto 0)
        );
    end component;
signal I0 tb : STD LOGIC VECTOR(2 downto 0) ;
signal I1 tb : STD LOGIC VECTOR(2 downto 0) ;
```

```
signal Sel_tb : STD_LOGIC := '0';
signal RegOut_tb : STD_LOGIC_VECTOR(2 downto 0);
begin
uut: Mux_2way_3bit
        port map (
            I0 \Rightarrow I0 tb,
             I1 => I1_tb,
             Sel => Sel tb,
             RegOut => RegOut tb
        );
process
    begin
    --230651=11 1000010011 111 011
    --230387=11 1000001111 110 011
    --230427=11 1000010000 011 011
    --230702=11 1000010100 101 110
    --get each last 6 digits for IO tb and I1 tb
    I0 tb <= "011";</pre>
    I1 tb <= "111";</pre>
    Sel tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    I0 tb <= "011";</pre>
    I1 tb <= "110";</pre>
    Sel_tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    IO tb <= "011";
    I1 tb <= "011";</pre>
    Sel tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    I0 tb <= "110";</pre>
    I1 tb <= "101";</pre>
    Sel tb <= '0';
    wait for 100 ns;
    Sel tb <= '1';
    wait for 100 ns;
    end process;
end Behavioral;
```



#### 8-way 4-bit Multiplexer (TB\_Mux\_8way\_4bit.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB_Mux_8way_4bit is
-- Port ();
end TB Mux 8way 4bit;
architecture Behavioral of TB Mux 8way 4bit is
    component Mux 8way 4bit
        Port (
            10, 11, 12, 13, 14, 15, 16, 17 : in STD LOGIC VECTOR(3 downto 0);
            Sel : in STD LOGIC VECTOR(2 downto 0);
            RegOut : out STD_LOGIC_VECTOR(3 downto 0));
    end component;
    signal I0_tb, I1_tb, I2_tb, I3_tb : STD_LOGIC_VECTOR(3 downto 0);
    signal I4 tb, I5 tb, I6 tb, I7 tb : STD LOGIC VECTOR(3 downto 0);
    signal Sel tb : STD LOGIC VECTOR(2 downto 0);
    signal RegOut tb : STD LOGIC VECTOR(3 downto 0);
begin
    uut: Mux 8way 4bit
    port map (
        IO => IO tb, I1 => I1 tb, I2 => I2 tb, I3 => I3 tb,
        I4 => I4_tb, I5 => I5_tb, I6 => I6_tb, I7 => I7_tb,
        Sel => Sel tb,
        RegOut => RegOut tb );
process
    begin
    I0 tb <= "0000";</pre>
    I1 tb <= "0001";</pre>
    12 tb <= "0010";</pre>
    13 tb <= "0011";</pre>
    I4 tb <= "0100";
    I5 tb <= "0101";
    I6_tb <= "0110";</pre>
```

```
I7_tb <= "0111";

Sel_tb <= "000"; wait for 100 ns;
Sel_tb <= "001"; wait for 100 ns;
Sel_tb <= "010"; wait for 100 ns;
Sel_tb <= "011"; wait for 100 ns;
Sel_tb <= "100"; wait for 100 ns;
Sel_tb <= "101"; wait for 100 ns;
Sel_tb <= "101"; wait for 100 ns;
Sel_tb <= "110"; wait for 100 ns;
Sel_tb <= "111"; wait for 100 ns;
Sel_tb <= "0X0"; wait for 100 ns;
Tel_tb <= "0X0"; wait for 100 ns;
Sel_tb <= "0X0"; wait for 100 ns;
</pre>
```



### • 3-Bit Adder (TB\_Adder\_3bit.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity TB_Adder_3bit is
-- Port ();
end TB_Adder_3bit;

architecture Behavioral of TB_Adder_3bit is


component Adder_3bit
   Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
        S : out STD_LOGIC_VECTOR (2 downto 0);
        C_out : out STD_LOGIC);
end component;

signal a,s : std_logic_vector (2 downto 0);
signal c : std_logic;

begin
```

```
UUT :Adder_3bit port map(
        A => a,
        S \Rightarrow s_{\prime}
        C \text{ out } => c
    );
process begin
   a <= "000";
   wait for 100 ns;
   a <= "001";
   wait for 100 ns;
   a <= "010";
   wait for 100 ns;
   a <= "011";
   wait for 100 ns;
   a <= "100";
   wait for 100 ns;
   a <= "101";
   wait for 100 ns;
   a <= "110";
   wait for 100 ns;
   a <= "111";
   wait;
end process;
```

end Behavioral;




### • 4-Bit Add-Subtract Arithmetic Unit(TB\_Add\_Sub\_Unit.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_Add_Sub_Unit is
```

```
-- Port ();
end TB_Add_Sub_Unit;
architecture Behavioral of TB Add Sub Unit is
component Add Sub Unit
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
       B : in STD_LOGIC_VECTOR (3 downto 0);
       Add Sub Sel : in STD LOGIC;
       S : out STD LOGIC VECTOR (3 downto 0);
       Carry : out STD_LOGIC;
       Zero : out STD_LOGIC);
end component;
signal a,b,s : std_logic_vector (3 downto 0);
signal sub, c, z : std logic;
begin
    UUT: Add Sub Unit port map (
    A \Rightarrow a
    B \Rightarrow b,
    Add Sub Sel => sub,
    S \Rightarrow s,
    Carry \Rightarrow c,
    Zero => z
    );
process begin
-- 1 + 2 --
a <= "0001";
b <= "0010";
sub <= '0';
wait for 100 ns;
-- 7 + 7 --
a <= "0111";
b <= "0111";
sub <= '0';
wait for 100 ns;
-- 7 - 5 --
a <= "0111";
b <= "0101";
sub <= '1';
wait for 100 ns;
-- 4 - 4 --
a <= "0100";
b <= "0100";
sub <= '1';
wait for 100 ns;
-- 1 - 2 --
```

```
a <= "0001";
b <= "0010";
sub <= '1';
wait for 100 ns;
-- (-1) + (-1) --
a <= "1111";
b <= "1111";
sub <= '0';
wait for 100 ns;
-- (-3) - (-7) --
a <= "1101";
b <= "1001";
sub <= '1';
wait ;
end process;
end Behavioral;
```



# Register Bank(Register\_Bank.vhd)

```
Data: in STD LOGIC VECTOR (3 downto 0);
               Reset : in STD LOGIC;
               Reg0 : out STD LOGIC VECTOR (3 downto 0);
               Reg1: out STD LOGIC VECTOR (3 downto 0);
               Reg2: out STD LOGIC VECTOR (3 downto 0);
               Reg3: out STD LOGIC VECTOR (3 downto 0);
               Reg4: out STD LOGIC VECTOR (3 downto 0);
               Reg5 : out STD LOGIC VECTOR (3 downto 0);
               Reg6 : out STD LOGIC VECTOR (3 downto 0);
               Reg7: out STD LOGIC VECTOR (3 downto 0));
    end component;
    signal Clk
                       : STD LOGIC := '0';
    signal RegEN
                       : STD LOGIC VECTOR (2 downto 0);
    signal Data
                       : STD LOGIC VECTOR (3 downto 0);
                       : STD LOGIC := '0';
    signal Reset
downtognal Reg0, Reg1, Reg2, Reg3, Reg4, Reg5, Reg6, Reg7: STD LOGIC VECTOR (3
   begin
        uut: Register Bank
            Port map (
                Clk => Clk,
                RegEN => RegEN,
                Data => Data,
                Reset => Reset,
                Reg0 => Reg0,
                Reg1 => Reg1,
                Reg2 \Rightarrow Reg2,
                Reg3 \Rightarrow Reg3,
                Reg4 => Reg4,
                Reg5 => Reg5,
                Reg6 => Reg6,
                Reg7 => Reg7
            );
    -- Clock process
process
   begin
        Clk <= '0';
        wait for 10 ns;
        Clk <= '1';
        wait for 10 ns;
end process;
process
   begin
        -- Reset system
        Reset <= '1';
        wait for 20 ns;
        Reset <= '0';
        wait for 20 ns;
        --230651=11 1000 0100 1111 1011
```


```
-- Write 1011 to Reg0
        RegEN <= "000";
        Data <= "1011";
        wait for 20 ns;
        -- Write 1111 to Reg1
        RegEN <= "001";</pre>
        Data <= "1111";</pre>
        wait for 20 ns;
        --230387=11 1000 0011 1111 0011
        -- Write 0011 to Reg2
        RegEN <= "010";
        Data <= "0011";
        wait for 20 ns;
        -- Write 1111 to Reg3
        RegEN <= "011";</pre>
        Data <= "1111";</pre>
        wait for 20 ns;
        Reset <= '1';</pre>
        wait for 20 ns;
        Reset <= '0';
        wait for 20 ns;
        --230427=11 1000 0100 0001 1011
        -- Write 1011 to Reg4
        RegEN <= "100";
        Data <= "1011";
        wait for 20 ns;
        -- Write 0001 to Reg5
        RegEN <= "101";</pre>
        Data <= "0011";
        wait for 20 ns;
        --230702=11 1000 0101 0010 1110
        -- Write 1110 to Reg6
        RegEN <= "110";</pre>
        Data <= "1110";
        wait for 20 ns;
        -- Write 0010 to Reg7
        RegEN <= "111";
        Data <= "0010";
        wait for 20 ns;
        wait;
end process;
end Behavioral;
```



#### Nanoprocessor(TB\_Nanoprocessor.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Nanoprocessor is
-- Port ();
end TB Nanoprocessor;
architecture Behavioral of TB Nanoprocessor is
   component Nanoprocessor
       Port (
                    : in STD LOGIC;
                    : in STD LOGIC;
           Overflow : out STD LOGIC;
           Zero : out STD_LOGIC;
           Reg 7 Out : out STD LOGIC VECTOR(3 downto 0)
       );
   end component;
            : STD LOGIC := '0';
signal Clk
signal Reset : STD LOGIC := '1';
signal Overflow : STD LOGIC;
signal Zero : STD LOGIC;
signal Reg 7 Out : STD LOGIC VECTOR(3 downto 0);
begin
   uut: Nanoprocessor
       port map (
                  => Clk,
           Clk
           Reset
                   => Reset,
           Overflow => Overflow,
           Zero => Zero,
           Reg_7_Out => Reg_7_Out
       );
```

```
Clk_Process : process
begin
    while now < 500 ns loop
        Clk <= '0';
        wait for 10 ns;
        Clk <= '1';
        wait for 10 ns;
    end loop;
    wait;
end process;
process
    begin
        -- Initial Reset
        Reset <= '1';
        wait for 40 ns;
        Reset <= '0';
        wait for 400 ns;
        wait;
end process;
end Behavioral;
```




### • 16-to-7 Bit Lookup Table (TB\_LUT\_16\_7.vhd)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity TB_LUT_16_7 is
    Port ();
end TB_LUT_16_7;

architecture Behavioral of TB_LUT_16_7 is
    component LUT_16_7
    Port (
        address : in STD_LOGIC_VECTOR (3 downto 0);
        data : out STD_LOGIC_VECTOR (6 downto 0)
    );
```


```
end component;
    signal address tb : STD LOGIC VECTOR (3 downto 0);
    signal data tb : STD LOGIC VECTOR (6 downto 0);
begin
    uut: LUT 16 7
        Port map (
            address => address tb,
            data => data tb
        );
process
    begin
        address tb <= "0000"; wait for 10 ns;
        address tb <= "0001"; wait for 10 ns;
        address tb <= "0010"; wait for 10 ns;
        address tb <= "0011"; wait for 10 ns;
        address tb <= "0100"; wait for 10 ns;
        address tb <= "0101"; wait for 10 ns;
        address tb <= "0110"; wait for 10 ns;
        address tb <= "0111"; wait for 10 ns;
        address tb <= "1000"; wait for 10 ns;
        address tb <= "1001"; wait for 10 ns;
        address tb <= "1010"; wait for 10 ns;
        address tb <= "1011"; wait for 10 ns;
        address tb <= "1100"; wait for 10 ns;
        address tb <= "1101"; wait for 10 ns;
        address tb <= "1110"; wait for 10 ns;
        address tb <= "1111"; wait for 10 ns;
        wait;
    end process;
end Behavioral;
```



#### Main Program (TB\_MainProgram.vhd)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB MainProgram is
-- Port ();
end TB MainProgram;
architecture Behavioral of TB MainProgram is
component MainProgram
        Port ( Clk : in STD LOGIC;
               Reset : in STD LOGIC;
               Seg 7 Out : out STD LOGIC VECTOR (6 downto 0);
               Reg 7 DOut : out STD LOGIC VECTOR (3 downto 0);
               Overflow: out STD LOGIC;
               Zero : out STD LOGIC;
               Anode : out STD LOGIC VECTOR (3 downto 0));
    end component;
    signal Clk_tb : STD_LOGIC := '0';
signal Reset_tb : STD_LOGIC := '1';
    signal Seg 7 Out tb : STD LOGIC VECTOR (6 downto 0);
    signal Reg 7 Out tb : STD LOGIC VECTOR (3 downto 0);
    signal Overflow tb : STD LOGIC;
    signal Zero_tb : STD_LOGIC;
signal Anode_tb : STD_LOGIC_VECTOR (3 downto 0);
    constant clk period : time := 10 ns;
begin
   uut: MainProgram
        port map (
            Clk
                      => Clk tb,
            Reset => Reset tb,
            Seg 7 Out => Seg_7_Out_tb,
            Reg 7 DOut => Reg 7 Out tb,
            Overflow => Overflow_tb,
            Zero => Zero tb,
            Anode => Anode tb
        );
    -- Clock process
process
   begin
        Clk tb <= '0';
        wait for clk period/2;
        Clk tb <= '1';
        wait for clk period/2;
end process;
    -- Stimulus process
process
```

```
begin
    Reset_tb <= '1';
    wait for 30 ns;
    Reset_tb <= '0'; -- Release reset
    wait for 2000 ns;
    wait;
    end process;
end Behavioral;</pre>
```




## **Constraint File**


```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
      set property IOSTANDARD LVCMOS33 [get ports Clk]
      create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk]
# LEDs
set property PACKAGE PIN U16 [get ports {Reg 7 DOut[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 DOut[0]}]
set property PACKAGE PIN E19 [get ports {Reg 7 DOut[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 DOut[1]}]
set property PACKAGE PIN U19 [get ports {Reg 7 DOut[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 DOut[2]}]
set property PACKAGE PIN V19 [get ports {Reg 7 DOut[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 DOut[3]}]
set property PACKAGE PIN P1 [get ports {Overflow}]
      set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
set property PACKAGE PIN L1 [get ports {Zero}]
      set property IOSTANDARD LVCMOS33 [get ports {Zero}]
#7 segment display
set property PACKAGE PIN W7 [get ports {Seg 7 Out[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[0]}]
set property PACKAGE PIN W6 [get ports {Seg 7 Out[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[1]}]
set property PACKAGE PIN U8 [get ports {Seg 7 Out[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[2]}]
set property PACKAGE PIN V8 [get ports {Seg 7 Out[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[3]}]
set_property PACKAGE_PIN U5 [get_ports {Seg_7_Out[4]}]
      set property IOSTANDARD LVCMOS33 [get_ports {Seg_7_Out[4]}]
set property PACKAGE PIN V5 [get ports {Seg 7 Out[5]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[5]}]
set property PACKAGE PIN U7 [get ports {Seg 7 Out[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {Seg 7 Out[6]}]
set property PACKAGE PIN U2 [get ports {Anode[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[0]}]
set property PACKAGE PIN U4 [get ports {Anode[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[1]}]
set property PACKAGE PIN V4 [get ports {Anode[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[2]}]
set property PACKAGE PIN W4 [get ports {Anode[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[3]}]
##Buttons
set property PACKAGE PIN U18 [get ports Reset]
      set property IOSTANDARD LVCMOS33 [get ports Reset]
```

# **Elaborated Schematic Designs**


# Main Program




# Nanoprocessor




### Slow Clock




# LUT Seven Segment




# Program Counter




# Program ROM





#### Instruction Decoder






### 8 way 4 bit Mux







# 2 way 3 bit Mux



### 3 bit Adder



#### Add Sub Unit




# **Optimized Nano Processor**

- Modular Design Components were designed in a modular fashion, promoting clean separation of functionality. This allows for efficient resource allocation, easier debugging, and reusability across different parts of the nanoprocessor system.
- Reduced LUT count The overall LUT count was minimized through component reduction and reuse. The Multiplexers were replaced by if-else and case statements to simplify logic, and removed the unnecessary or duplicate logic blocks.
- 3. Use of IP catalog The Add/Sub Unit was implemented using IP Catalog, ensuring optimized performance and area efficiency.
  The Program Counter was implemented using a binary counter from the IP Catalog as well, eliminating the need for a separate 3-bit adder and D flip flops.
- 4. **Efficient Clock Management** Instead of implementing the Slow Clock by counting rising edges manually, we used a binary counter from the IP Catalog, significantly reducing LUT usage.
- 5. **Register Bank Implementation** Created a compact register file using an array based structure. A single synchronous process manages write logic, reset, and clock, replacing eight separate 4-bit registers.

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	DSP s (90)	Bonded IOB (106)
∨ N MainProgram	16	12	7	16	2	3	19
V I Nanoprocessor_0 (Na	16	12	7	16	2	2	0
> I Add_Sub_Unit_0 (A	1	0	1	1	0	1	0
> I Program_Counter	11	0	3	11	0	1	0
Register_Bank_0 (	4	12	7	4	0	0	0
> I Slow_Clk_0 (Slow_Clk)	0	0	0	0	0	1	0

# High Level Diagram



### Nano Processor with Additional Features

#### 1. Extended Register Size:

The nanoprocessor's original 4 bit register has been upgraded to a 12 bit register. This enhancement significantly increases the amount of data that can be stored and processed, enabling the system to handle larger numbers and more complex operations.

#### 2. Additional Instructions:

The instruction set has been expanded to include four new operations: multiplication, division, mod, comparison, and even/odd checking. These additions provide the processor with a wider range of computational capabilities, making it more versatile and suitable for advanced tasks beyond basic arithmetic and logic.

#### 3. Output of All 8 Registers:

The processor now displays the contents of all 8 internal registers. This is achieved by using 3 input switches to select the register number enabling users to view one register at a time on the output display, allowing full visibility into its internal state for debugging and analysis.

### 4. Full LED Segment Utilization:

All four 7 segment LED displays are now actively used in the system. The leftmost segment is dedicated to showing the current value of the program counter, offering real-time visibility into the execution flow of instructions. This feature is particularly useful for debugging and monitoring the processor's state.

#### 5. Decimal Representation Display:

The processor can now display values in decimal format, improving the user experience by making numerical outputs more intuitive and easier to understand without manual conversion from binary or hexadecimal.

#### 6. Two's Complement Representation:


To support signed numbers, the nanoprocessor has been updated to represent values using two's complement format. This allows it to correctly handle negative numbers in arithmetic operations and display them accurately on the output.

#### 7. Manual Clock Control:


A manual control button has been introduced to override the automatic clock. This feature enables the user to halt the processor's clock and step through instructions one at a time, offering precise control for debugging and educational demonstrations of how the processor executes each instruction.

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	DSP s (90)	Bonded IOB (106)	BUFGCTRL (32)
∨ N MainProgram	1974	84	11	616	1974	4	4	35	2
Nanoprocessor_0 (Na	1605	48	11	523	1605	0	3	0	0
> I Add_Sub_Unit_0 (A	3	0	0	1	3	0	1	0	0
Comp_0 (Comp)	0	0	0	2	0	0	0	0	0
Instruction_Decode	0	0	0	1	0	0	0	0	0
Multiplier_6bit_0 (M	0	0	0	0	0	0	1	0	0
> I Program_Counter	381	0	0	133	381	0	1	0	0
Register_Bank_0 (	1227	48	11	436	1227	0	0	0	0
> I Slow_Clk_0 (Slow_Clk)	1	0	0	1	1	0	1	0	0

# Additional Feature Nanoprocessor Elaborated Design



# High Level Diagram



#### Instructions Format

111 AAA BBB 00000000001 - Mod (Remainder)

## Program ROM Design Source

```
entity Program ROM is
   Port (address: in STD LOGIC VECTOR (2 downto 0);
          instructions : out STD LOGIC VECTOR (20 downto 0));
end Program ROM;
architecture Behavioral of Program ROM is
type rom type is array (0 to 7) of std logic vector(20 downto 0);
    signal ROM : rom type := (
       "010001000001111101000", --MOVI R1, 3E8 1000
       "010010000000000001111", --MOVI R2, F
                                                15
       "0100110000000111111010", --MOVI R3, FA 250
       "01010000000000111101", --MOVI R4, 3d 61
       "01010100010111111111",-- MOVI R5, AFF 2815 / -1281
       "11001010000000000000",-- MUL R2,R4 Hex=393
       "11100110000000000000",-- DIV R1,R4 Q Hex=10/ R Hex=18
       "011100000000111101111" -- JUMP 111 if R4 is 3d
   );
begin
instructions <= ROM(to_integer(unsigned(address)));</pre>
```

## Instruction Decoder Design Source

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Instruction Decoder is
   Port (Instruction: in STD LOGIC VECTOR (20 downto 0);
          Reg Check Jump : in STD LOGIC VECTOR (11 downto 0);
          Add Sub Sel : out STD LOGIC;
          RegA: out STD LOGIC VECTOR (2 downto 0);
          RegB : out STD LOGIC VECTOR (2 downto 0);
          Immediate Value : out STD LOGIC VECTOR (11 downto 0);
          Load Sel : out STD LOGIC VECTOR (2 downto 0);
          Reg EN : out STD LOGIC VECTOR (2 downto 0);
          Jump Flag : out STD LOGIC;
          Jump Address : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
   signal Operator : std logic vector(2 downto 0);
begin
   Operator <= Instruction(20 downto 18); -- OPCODE bits
   process (Operator, Instruction, Reg Check Jump)
   begin
       -- Default values
       Immediate Value <= (others => '0');
       case Operator is
           when "000" \Rightarrow -- ADD
               RegA <= Instruction(17 downto 15);</pre>
               RegB <= Instruction(14 downto 12);</pre>
               Reg EN <= Instruction(17 downto 15);</pre>
           when "001" => -- NEG
               RegB <= Instruction(17 downto 15);</pre>
               Reg EN <= Instruction(17 downto 15);</pre>
               Add Sub Sel <= '0';
           when "010" => -- MOVI
               Reg EN <= Instruction(17 downto 15);
               Immediate Value <= Instruction(11 downto 0);</pre>
               Load_Sel <= "001";
```

```
when "011" => -- JZR
                 RegA <= Instruction(17 downto 15);</pre>
                 Jump Address <= Instruction(2 downto 0);</pre>
                 if Reg Check Jump = Instruction(14 downto 3) then
                     Jump Flag <= '1';</pre>
                 end if;
             when "100" => -- COMP
                 RegA <= Instruction(17 downto 15);</pre>
                 RegB <= Instruction(14 downto 12);</pre>
                 Reg_EN <= Instruction(17 downto 15);</pre>
                 Load Sel <= "010";
            when "101" => -- EVEN/ODD
                 RegA <= Instruction(17 downto 15);</pre>
                 Reg EN <= Instruction(17 downto 15);</pre>
                 Load Sel <= "011";
             when "110" \Rightarrow -- MUL
                 RegA <= Instruction(17 downto 15);</pre>
                 RegB <= Instruction(14 downto 12);</pre>
                 Reg EN <= Instruction(17 downto 15);</pre>
                 Load Sel <= "100";
             when "111" => -- DIV
                 RegA <= Instruction(17 downto 15);</pre>
                 RegB <= Instruction(14 downto 12);</pre>
                 Reg EN <= Instruction(17 downto 15);</pre>
                 Load Sel <= "101";
            when others =>
              null;
        end case;
    end process;
end Behavioral;
```

### Multiplier 6 bit Design Source

```
entity Multiplier 6bit is
    Port (
               : in STD LOGIC VECTOR(11 downto 0);
               : in STD LOGIC VECTOR(11 downto 0);
       Product : out STD LOGIC VECTOR(11 downto 0)
   );
    attribute use dsp : string;
    attribute use dsp of Multiplier 6bit : entity is "yes";
end Multiplier 6bit;
architecture Behavioral of Multiplier 6bit is
begin
   process (A, B)
       variable A 6bit : unsigned(5 downto 0);
       variable B 6bit : unsigned(5 downto 0);
       variable Result : unsigned(11 downto 0);
        A_6bit := unsigned(A(5 downto 0)); -- extract 2-bit value
        B 6bit := unsigned(B(5 downto 0)); -- extract 2-bit value
       Result := A 6bit * B 6bit;
        Product <= std logic vector(Result); -- assign to output</pre>
    end process;
end Behavioral;
```

# Even Odd Checker Design Source

```
entity Even Odd is
   Port (
      Data In : in STD LOGIC VECTOR(11 downto 0);
      );
end Even_Odd;
architecture Behavioral of Even Odd is
begin
   process(Data In)
   begin
      if Data In(0) = '0' then
         Is Even <= "00000000001"; -- Even number
      else
         Is Even <= "00000000000"; -- Odd number
      end if;
   end process;
end Behavioral;
```

### Divider 12 bit Design Source

```
entity Divider 12bit is
    Port (
        D or R : in std logic;
        Dividend : in STD LOGIC VECTOR(11 downto 0);
        Divisor : in STD LOGIC VECTOR(11 downto 0);
        Quotient_Remainder : out STD_LOGIC_VECTOR(11 downto 0)
   );
    attribute use dsp : string;
    attribute use dsp of Divider 12bit : entity is "yes";
end Divider 12bit;
architecture Behavioral of Divider 12bit is
   process (Dividend, Divisor)
       variable A : unsigned(11 downto 0);
       variable B : unsigned(11 downto 0);
       variable Q : unsigned(11 downto 0);
       variable R : unsigned(11 downto 0);
   begin
       A := unsigned(Dividend);
       B := unsigned(Divisor);
        if B /= 0 then
           Q := A / B;
            R := A \mod B;
        else
            Q := (others => '0');
            R := (others => '0');
        end if;
        if D or R = '1' then
            Quotient Remainder <= std logic vector(R);
            Quotient Remainder <= std logic vector(Q);
        end if;
    end process;
end Behavioral;
```

# Comparator Design Source

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Comp is
    Port (
       H or L : in STD LOGIC;
        A : in STD_LOGIC_VECTOR(11 downto 0);
B : in STD_LOGIC_VECTOR(11 downto 0);
       Max_Out : out STD_LOGIC_VECTOR(11 downto 0)
    );
end Comp;
architecture Behavioral of Comp is
begin
    process (A, B, H_or_L)
    begin
        if H_{or}L = '1' then
            -- Output the higher value
            if unsigned(A) >= unsigned(B) then
                Max Out <= A;
            else
                Max Out <= B;
            end if;
        else
            -- Output the lower value
            if unsigned(A) <= unsigned(B) then
                Max_Out <= A;</pre>
                Max Out <= B;
            end if;
        end if;
    end process;
end Behavioral;
```

### Nanoprocessor Design Source

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Nanoprocessor is
   Port (
                : in STD LOGIC;
       Clk
                 : in STD LOGIC;
       Overflow : out STD LOGIC;
       Zero : out STD LOGIC;
       Reg 7 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 0 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 1 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 2 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 3 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 4 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg 5 Out : out STD LOGIC VECTOR (11 downto 0);
       Reg_6_Out : out STD_LOGIC_VECTOR (11 downto 0);
       PC out : out STD LOGIC VECTOR (2 downto 0)
    );
end Nanoprocessor;
architecture Behavioral of Nanoprocessor is
    -- Components updated for 12-bit
    component Register Bank
       Port (
           Clk
                : in STD LOGIC;
           RegEN : in STD LOGIC VECTOR (2 downto 0);
           Data : in STD LOGIC VECTOR (11 downto 0);
           Reset : in STD LOGIC;
           Reg0 : out STD LOGIC VECTOR (11 downto 0);
           Reg1 : out STD LOGIC VECTOR (11 downto 0);
           Reg2 : out STD LOGIC VECTOR (11 downto 0);
           Reg3 : out STD LOGIC VECTOR (11 downto 0);
           Reg4 : out STD LOGIC VECTOR (11 downto 0);
           Reg5 : out STD LOGIC VECTOR (11 downto 0);
           Reg6 : out STD_LOGIC_VECTOR (11 downto 0);
           Reg7 : out STD LOGIC VECTOR (11 downto 0)
       );
   end component;
    component Program Counter
       Port (
              : in STD LOGIC VECTOR(2 downto 0);
           Res : in STD LOGIC;
           Clk: in STD LOGIC;
           Sel : in STD LOGIC;
              : out STD LOGIC VECTOR(2 downto 0)
       );
   end component;
```

```
component Program ROM
       Port (
           address
                    : in STD LOGIC VECTOR(2 downto 0);
unless instrintionationation inortal ED LOGIC VECTOR (20 downto 0) -- Keep as-is
   end component;
    component Instruction Decoder
       Port (
           Instruction : in STD LOGIC VECTOR(20 downto 0);
           Reg Check Jump : in STD LOGIC VECTOR(11 downto 0);
           Add_Sub_Sel : out STD LOGIC;
           ReaA
                          : out STD LOGIC VECTOR(2 downto 0);
                      : out STD LOGIC VECTOR(2 downto 0);
           RegB
           Immediate Value : out STD LOGIC VECTOR(11 downto 0);
           Load_Sel : out STD_LOGIC_VECTOR(2 downto 0);
                         : out STD LOGIC VECTOR(2 downto 0);
           Reg EN
           Jump_Flag : out STD_LOGIC;
Jump_Address : out STD_LOGIC_VECTOR(2 downto 0)
       );
   end component;
    component Add Sub Unit
       Port (
                      : in STD LOGIC VECTOR(11 downto 0);
           A
                      : in STD LOGIC VECTOR(11 downto 0);
           Add Sub Sel : in STD LOGIC;
           s : out STD LOGIC VECTOR(11 downto 0);
           Carry
                      : out STD LOGIC;
                     : out STD LOGIC
           Zero
       );
   end component;
    component Even Odd
       Port (
           Data In : in STD LOGIC VECTOR(11 downto 0);
           Is Even : out STD LOGIC VECTOR(11 downto 0)
       );
    end component;
    component Comp
       Port (
           H or L : in STD LOGIC;
                 : in STD LOGIC VECTOR(11 downto 0);
                  : in STD LOGIC VECTOR(11 downto 0);
           Max Out : out STD LOGIC VECTOR(11 downto 0)
       );
    end component;
    component Multiplier 6bit
       Port (
                   : in STD LOGIC VECTOR(11 downto 0);
           Α
                   : in STD LOGIC VECTOR(11 downto 0);
```

```
Product : out STD LOGIC VECTOR(11 downto 0)
       );
   end component;
   component Divider 12bit
       Port (
           D or R
                            : in STD LOGIC;
           Dividend
                            : in STD LOGIC VECTOR(11 downto 0);
           Divisor : in STD LOGIC VECTOR(11 downto 0);
           Quotient Remainder : out STD LOGIC VECTOR(11 downto 0)
       );
   end component;
   -- Internal Signals
   signal sub, jflag : STD LOGIC;
   signal load sel : STD LOGIC VECTOR(2 downto 0);
   signal reg en : STD LOGIC VECTOR(2 downto 0);
   signal PCaddress, jump add : STD LOGIC VECTOR(2 downto 0);
   signal mux 1, mux 2 : STD LOGIC VECTOR(2 downto 0);
   signal Instruction : STD LOGIC VECTOR(20 downto 0);
STD BOGIEIVEVEOR (itsubuntoeg) data, EOVal, MaxVal, product, quotient remainder:
   signal r0, r1, r2, r3, r4, r5, r6, r7 : STD LOGIC VECTOR(11 downto 0);
   signal data1, data2 : STD LOGIC VECTOR(11 downto 0);
begin
       -- Program Counter
   Program Counter 0 : Program Counter
       port map (
          D => jump add,
           Res => Reset,
           Clk => Clk,
           Sel => jflag,
           O => PCaddress
       );
   Program Rom 0 : Program ROM
       port map (
          address => PCaddress,
           instructions => Instruction
       );
   Instruction Decoder 0 : Instruction Decoder
       port map (
           Instruction => Instruction,
           Reg Check Jump => data1,
           Add_Sub_Sel => sub,
           RegA => mux_1,
RegB => mux 2,
           Immediate Value => IVal,
           Load_Sel => load_sel,
                         => reg en,
           Reg EN
           Jump Flag => jflag,
           Jump Address => jump add
```

```
);
    Register Bank 0 : Register Bank
        port map (
            Clk
                 => Clk,
            RegEN => reg en,
           Data => reg data,
            Reset => Reset,
            Reg0 \Rightarrow r0, Reg1 \Rightarrow r1, Reg2 \Rightarrow r2, Reg3 \Rightarrow r3,
            Reg4 => r4, Reg5 => r5, Reg6 => r6, Reg7 => r7
       );
    -- MUX logic
    data1 <= r0 when mux 1 = "000" else r1 when mux 1 = "001" else
             r2 when mux 1 = "010" else r3 when mux 1 = "011" else
             r4 when mux 1 = "100" else r5 when mux 1 = "101" else
             r6 when mux 1 = "110" else r7;
    data2 \le r0 when mux 2 = "000" else r1 when mux 2 = "001" else
             r2 when mux 2 = "010" else r3 when mux 2 = "011" else
             r4 when mux 2 = "100" else r5 when mux 2 = "101" else
             r6 when mux 2 = "110" else r7;
    -- ALU Operations
    Add Sub Unit 0 : Add Sub Unit
        port map (
                       => data1,
           Α
                       => data2,
            Add Sub Sel => sub,
                      => result,
                    => Overflow,
           Carry
                      => Zero
           Zero
        );
    Even Odd 0 : Even Odd
        port map (Data In => data1, Is Even => EOVal);
    Comp 0 : Comp
MaxVal); port map (H or L => Instruction(0), A => data1, B => data2, Max Out =>
    Multiplier 6bit 0 : Multiplier 6bit
        port map (A => data1, B => data2, Product => product);
    Divider_12bit_0 : Divider_12bit
        port map (
           D or R => Instruction(0),
            Dividend => data1,
           Divisor => data2,
            Quotient Remainder => quotient remainder
       );
    -- Result Selector
    reg data <= IVal when load sel = "001" else
               MaxVal when load sel = "010" else
```

```
EOVal when load_sel = "011" else
    product when load_sel = "100" else
    quotient_remainder when load_sel = "101" else
    result;

-- Outputs
Reg_0_Out <= r0; Reg_1_Out <= r1; Reg_2_Out <= r2; Reg_3_Out <= r3;
Reg_4_Out <= r4; Reg_5_Out <= r5; Reg_6_Out <= r6; Reg_7_Out <= r7;
PC_out <= PCaddress;
end Behavioral;</pre>
```

## Main Program Design Source

```
entity MainProgram is
    Port ( Clk : in STD LOGIC;
            Reset : in STD LOGIC;
                     : in STD LOGIC VECTOR(2 downto 0);
           Step Mode_Switch : in STD_LOGIC;
           Step Button : in STD LOGIC;
           Mode Switch : in STD LOGIC;
            Twos Complement Switch : in STD LOGIC;
           Seg 7 Out : out STD LOGIC VECTOR (7 downto 0);
            Reg 7 Out : out STD LOGIC VECTOR (11 downto 0);
            Overflow: out STD LOGIC;
            Zero : out STD LOGIC;
            Anode: out STD LOGIC VECTOR (3 downto 0));
end MainProgram;
architecture Behavioral of MainProgram is
    component Slow Clk
       port (
           Clk in : in STD LOGIC;
           Clk out : out STD LOGIC
        );
    end component;
    component Nanoprocessor
        Port (
       Clk : in STD_LOGIC;
Reset : in STD_LOGIC;
        Overflow : out STD LOGIC;
        Zero : out STD_LOGIC;
        Reg 7 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 0 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 1 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 2 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 3 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 4 Out : out STD LOGIC VECTOR (11 downto 0);
        Reg 5 Out : out STD LOGIC VECTOR (11 downto 0);
```

Reg 6 Out : out STD LOGIC VECTOR (11 downto 0);

```
PC out
               : out STD LOGIC VECTOR (2 downto 0)
    );
    end component;
    component LUT 16 7
        Port (address: in STD LOGIC VECTOR (3 downto 0);
               data : out STD LOGIC VECTOR (6 downto 0));
    end component;
    signal Display out : STD LOGIC VECTOR (11 downto 0);
    signal Display out0 : STD LOGIC VECTOR (11 downto 0);
    signal Display out1 : STD LOGIC VECTOR (11 downto 0);
    signal Display out2 : STD LOGIC VECTOR (11 downto 0);
    signal Display out3 : STD LOGIC VECTOR (11 downto 0);
    signal Display out4 : STD LOGIC VECTOR (11 downto 0);
    signal Display out5 : STD LOGIC VECTOR (11 downto 0);
    signal Display out6 : STD LOGIC VECTOR (11 downto 0);
    signal SlowClk : std logic;
    signal count : integer := 1;
    signal LED Counter: std logic vector(1 downto 0) := "00";
    signal pc out : std logic vector(2 downto 0);
    signal seg pc in : STD LOGIC VECTOR (3 downto 0);
    signal selected reg out : STD LOGIC VECTOR(11 downto 0);
    signal address in : std logic vector(3 downto 0);
    signal data out : std logic vector(6 downto 0);
    signal EffectiveClk : STD LOGIC := '0';
    signal Step Button prev : STD LOGIC := '0';
    signal bcd digits : STD LOGIC VECTOR(15 downto 0);
begin
    Slow Clk 0 : Slow Clk
       port map (
           Clk in => Clk,
           Clk out => SlowClk
        );
    Nanoprocessor 0 : Nanoprocessor
        port map (
             Clk => EffectiveClk,
             Reset => Reset,
             Overflow => Overflow,
             Zero => Zero,
             Reg 7 Out => Display out,
             Reg 0 Out => Display out0,
             Reg 1 Out => Display out1,
             Reg 2 Out => Display out2,
             Reg 3 Out => Display out3,
```

```
Reg 5 Out => Display out5,
             Reg 6 Out => Display out6,
             PC out => pc out);
     LUT 16 7 0 : LUT 16 7
        port map (
            address => address in,
            data => data out
            );
    seg pc in <= '0' & pc out;
    -- Clock selection and step button edge detection process
    process(Clk)
    begin
        if rising edge(Clk) then
            Step Button prev <= Step Button;</pre>
            if Step Mode Switch = '0' then
                EffectiveClk <= SlowClk;
            else
                if (Step Button = '1' and Step Button prev = '0') then
                    EffectiveClk <= '1';</pre>
                else
                    EffectiveClk <= '0';
                end if;
            end if;
        end if;
    end process;
     PROCESS (Clk)
          BEGIN
              IF rising edge (Clk) THEN
                  count <= count + 1;</pre>
                  IF count = 100000 THEN
1);
                      LED Counter <= std logic vector(unsigned(LED Counter) +</pre>
                      count <= 1;
                  END IF;
              END IF;
     END PROCESS;
Displayocate (SWisplaylaytoutDisplaylaytoutDisplaylaytout2, Display_out3,
       begin
           case SW is
               when "000" => selected reg out <= Display out0;
               when "001" => selected reg out <= Display out1;
               when "010" => selected reg out <= Display out2;
               when "011" => selected reg out <= Display out3;
               when "100" => selected reg out <= Display out4;
               when "101" => selected reg out <= Display out5;
               when "110" => selected reg out <= Display out6;
               when "111" => selected reg out <= Display_out;</pre>
```

Reg 4 Out => Display out4,

```
when others => selected reg out <= "00000000000";
           end case;
       end process;
     Reg 7 Out <= selected reg out;
     process (selected reg out, Twos Complement Switch)
         variable binary val : integer;
         variable signed val : integer;
         variable temp bcd : std logic vector(15 downto 0);
     begin
         if Twos Complement Switch = '1' then
             signed val := to integer(signed(selected reg out));
             if signed val < 0 then
                 binary val := abs(signed_val);
             else
                 binary val := signed val;
             end if;
         else
             binary val := to integer(unsigned(selected reg out));
         end if;
         temp bcd := (others => '0');
10, 4)); temp bcd(3 downto 0) := std logic vector(to unsigned(binary val mod
10) mod 10 emp) > cd(7 downto 4) := std logic vector(to unsigned((binary val /
100) mod temp4bcd(11 downto 8) := std logic vector(to unsigned((binary val /
1000, 4)) temp bcd(15 downto 12) := std logic vector(to unsigned(binary val /
         bcd digits <= temp bcd;</pre>
     end process;
     process (LED Counter, selected reg out, seg pc in, Mode Switch)
     begin
         if Mode Switch = '1' then
             case LED Counter is
                 when "00" =>
                      Anode <= "1110";
                      address in <= bcd digits(3 downto 0);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
                 when "01" =>
                     Anode <= "1101";
                      address in <= bcd digits(7 downto 4);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
                 when "10" =>
                     Anode <= "1011";
                      address in <= bcd digits(11 downto 8);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
```

```
when "11" =>
                      Anode <= "0111";
                      address in <= bcd digits(15 downto 12);</pre>
                      Seg_7_Out <= '1' & data_out;</pre>
                 when others =>
                     Anode <= "1111";
                      Seg 7 Out <= "111111111";
             end case;
        else
             case LED Counter is
                 when "00" =>
                      Anode <= "1110";
                      address_in <= selected_reg_out(3 downto 0);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
                 when "01" =>
                      Anode <= "1101";
                      address in <= selected_reg_out(7 downto 4);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
                 when "10" =>
                      Anode <= "1011";
                      address_in <= selected_reg_out(11 downto 8);</pre>
                      Seg 7 Out <= '1' & data out;</pre>
                 when "11" =>
                      Anode <= "0111";
                      address in <= seg pc in;
                      Seg 7 Out <= '1' & data out;</pre>
                 when others =>
                     Anode <= "1111";
                      Seg_7_Out <= "111111111";</pre>
             end case;
        end if;
    end process;
end Behavioral;
```

## **Conclusion**

This lab successfully demonstrated the design and implementation of a 4 bit nanoprocessor capable of executing a limited instruction set (MOVI, ADD, NEG, JZR) using VHDL. By integrating essential components such as the add/subtract unit, program counter, multiplexers, register bank, ROM, and instruction decoder, the nanoprocessor was able to run a simple assembly program on the BASYS 3 board. The use of LEDs and a 7 segment display provided real-time feedback for monitoring the processor's output and status flags. Through simulation, hardware testing, and thoughtful design choices like clock speed reduction and reset control, the project achieved both functional correctness and visibility into internal operations, fulfilling the core objectives of the exercise.