
SHARED TILE DATA PATH
Tile source
Single loader
Four physical RAM banks
B0
B1
B2
B3
Read mux
Single MAC
ID + sum
CONTROL AND OBSERVATION
Bank states + tile IDs
EMPTY / LOADING
READY / COMPUTING
Availability arbiter
select EMPTY / READY
Runtime mode control
32-cycle stall count
limit 2 / 3 / 4
Blue: tile data/result
Orange: allocation decisions and feedback