
Fixed 4
Proposed
Execution cycles
0
500
1000
1500
2000
1481
1290
713
522
983
925
1991
1808
Compute-bound
64 tiles
Balanced
64 tiles
Variable latency
64 tiles
Phase changes
96 tiles