

# EE224: Assignment-2 Report

## **Quarter Precision Multiplication Of 8-Bit Signed Numbers**

Jayesh Choudhary, 170070038

### **1 Introduction**

Till now we were performing only multiplication of integers but now in this assignment we are performing the multiplication of floating numbers with precision upto 2 decimal places or quarter-precision. The representation of these number is different. The first bit represents the sign of the number. Next three digits (considering 8-bit number) represents the exponent (with bias added, in this case 3) of the number and final 4 bits represents the mantissa of the number.

In case of 16-bit number the split is 1-5-10 (bias being 15).

### **2 Algorithm**

For the sign of the number we are using XOR of the sign of the 2 numbers. For exponent we are adding the exponents of the two number and then adding the bias term. Here the bias term is 15 when the product of the mantissa term is a 9 bit number and we add 1 more to the bias term if the product of the mantissa is a 10-bit number.

To get the mantissa of the product we add 1 as the most significant bit to the mantissa to get 2 5-bit numbers. We then perform the multiplication of the two numbers and choose (the last 9 bits with '0' as the last bit) or (the last 8 bits with '00' as the last bits) depending on the 10th bit of the product of 5-bit multiplier.

### 3 VHDL files

- Gates
- Full\_Adder
- mux
- tenbit
- multiplier
- precisionmultiplier
- Testbench
- DUT
- modified\_precisionmultiplier

#### 3.1 Gates, Full\_Adder

These contains the entity description of basic logic gates and some other function that we are going to use as a component in our project.

#### 3.2 mux

This is basically to perform the left shift operation.

#### 3.3 tenbit

This file have an entity which performs the function of adding the partial sums.

#### 3.4 multiplier

This unit contains the entity to perform the 5-bit multiplication to give out a 10-bit number.

### **3.5 precisionmultiplier**

This is main driver of the program with the logic to assign the values to the 16-bit output taking in 8-bit input.

### **3.6 DUT**

This file is for the wrapping-up of the whole code.

### **3.7 Testbench**

This file is for the interaction of the code with the test cases so that we can apply various inputs and check the output.

### **3.8 modified\_precisionmultiplier**

This file have modified code for precision multiplier taking into account the representation of zero.

## 4 RTL View




Figure 1: Design

## 5 Compilation and Success full Test-passing




Figure 2: Output waveform for the given testcases

```

# Loading ieee_numeric_std(body)
# Loading work_precision_multiplier(design)
# Loading work_multiplier(design)
# Loading work_mux(design)
# Loading work_testbench(testbench)
# Loading work_fulladder(testbench)
# Loading work_halfadder(testbench)
# Loading work_and2(testbench)
# Loading work_or2(testbench)
# Loading work_xor2(testbench)
#
# Add wave =
# view $tcout
# main_phase.structure.interior.co.body.stuck
# view $tcout
# main_phase.structure.interior.co.body.stuck
#
# Run -all
#
# Running: @000000 ps to 1513839376 ps: waveform detected, returning 0
# Time: 0 ps Iteration: 0 Distance: /testbench/dut_instance/add_instance
# Running: @000000 ps to 1513839376 ps: waveform detected, returning 0
# Time: 0 ps Iteration: 0 Distance: /testbench/dut_instance/add_instance
# Running: @000000 ps to 1513839376 ps: waveform detected, returning 0
# Time: 0 ps Iteration: 0 Distance: /testbench/dut_instance/add_instance
# Running: @000000 ps to 1513839376 ps: waveform detected, returning 0
# Time: 0 ps Iteration: 0 Distance: /testbench/dut_instance/add_instance
# Note: @000000, all tests passed.
# Time: 200354 ps Iteration: 0 Distance: /testbench
#
# VSM2:

```

Figure 3: Transcript for passing all the test cases