

## EE309 ASSIGNMENT-2

## SINGLE INSTRUCTION PROCESSOR

AIM: To design a processor in which a single instruction can compute all the basic operations:

- Arithmetic and Logical instructions
- Data Transfer Instructions
- Branching Instructions

INSTRUCTION: Subtract and branch if result is negative or zero

SUBREQ A, B, C  $\Rightarrow M[B] = M[B] - M[A]$   
and jump to C if M[B] now is negative or zero.

A and B are memory address

Let A & B be 16 bits C also 16 bits

Then data memory have  $2^{16}$  locations

out of which some locations are stored

Let us call them Z ( $M[Z] = 0$ )

and IP for storing address of next instruction. (IP+1)

T1, T2 for temporary purposes

$\hookrightarrow$  TA<sub>1</sub>, TA<sub>2</sub>, TA<sub>3</sub> - - - TA<sub>16</sub> (only 1 bit is 1 in whole seq)  
(0000000000000001, 0000000000000010 and so on)

TB stores FFFF

Since the instruction is of 48 bits and I-memory also of 48 bits  $\therefore$  1 word instruction and hence IP = IP+1 for next instruction



1) SUBTRACTION:  $M[B] = M[B] - M[A]$

Instruction : `SUBLEQ A, B, IP`

2) ADDITION:  $M[B] = M[B] + M[A]$

Instruction : `SUBLEQ A, Z, IP`

`SUBLEQ Z, B, IP`

`SUBLEQ Z, Z, IP`

$(M[Z] = M[Z] - M[A] = -M[A])$

$(M[B] = M[B] - M[Z] = M[B] + M[A])$

$(M[Z] = 0 \text{ To again put zero})$

3) MOVING:  $M[B] = M[A]$

Instruction : `SUBLEQ A, Z, IP`

`SUBLEQ B, B, IP`

`SUBLEQ Z, B, IP`

`SUBLEQ Z, Z, IP`

$(M[Z] = -M[A])$

$(M[B] = 0)$

$(M[B] = -(-M[A]) = M[A])$

$(M[Z] = 0)$

4) JUMP (UNCONDITIONAL):

Instruction : `SUBLEQ Z, Z, J`  $M[Z] = 0$

Since `setit 0 = 0` ∴ jump location is specified by J.

5) BRANCH EQUALITY JUMP : JUMP TO J if  $M[A] = M[B]$

Here we need to use temporary values T1 and T2 be temporary location

Instruction :

`SUBLEQ A, Z, IP`

`SUBLEQ T1, T1, IP`

`SUBLEQ Z, T1, IP`

`SUBLEQ Z, Z, IP`

`SUBLEQ B, Z, IP`

`SUBLEQ T2, T2, IP`

`SUBLEQ Z, T2, IP`

`SUBLEQ Z, Z, IP`

$M[Z] = -M[A]$

$M[T1] = 0$

$M[T1] = M[A]$

$M[Z] = 0$

$M[Z] = -M[B]$

$M[T2] = 0$

$M[T2] = M[B]$

$M[Z] = 0.$



SUBLEQ T1, T2, J1	$M[T2] = M[T2] - M[T1]$
SUBLEQ Z, Z, J2	$M[Z] = 0$ (if no jump)
J1: SUBLEQ B, T1, J	$M[T1] = M[T1] - M[B]$
J2: - - - - -	
- - - - -	
J: - - - - -	

First we move  $M[A] \rightarrow M[T1]$  and  $M[B] \rightarrow M[T2]$  so that A and B could be used further.

If  $M[T2] - M[T1]$  is +ve, then no need for jump so we move to J2.

If  $M[T2] - M[T1]$  is -ve or zero then jump to J1 where we check if  $M[T1] - M[T2]$  is also (-ve or zero) or not. But T2 has been modified. So we use  $M[B]$ .

If both conditions satisfied then we move to J.

[Crx: If  $a - b \leq 0$  and  $b - a \leq 0$  then  $b - a = 0$   
or  $a = \underline{b}$ .

6) CLEARING :  $M[B] = 0$ .  
Instruction : SUBLEQ B, B, IP  $M[B] = 0$ .

7) COPYING :  $M[T1] = M[A]$   
Instruction :  
 SUBLEQ A, Z, IP  $M[Z] = -M[A]$   
 SUBLEQ T1, T1, IP  $M[T1] = 0$   
 SUBLEQ Z, T1, IP  $M[T1] = M[A]$   
 SUBLEQ Z, Z, IP  $M[Z] = 0$ .

Data is copied to temporary location T1.



## 8) MOVING IMMEDIATE (16 bits):

- Let the sequence be (10010000 0000 0000)

In data memory there will be reserved location to store following values:

0000000000000001 (TA<sub>1</sub>)

0000000000000010 (TA<sub>2</sub>)

0000000000000100 (TA<sub>3</sub>)

and so on till 1000000000000000 (TA<sub>16</sub>)

so we have reserved 16 locations for TA<sub>1</sub>, TA<sub>2</sub>, TA<sub>3</sub> till TA<sub>16</sub>.

We need to move it to B.

INSTRUCTION: SUBLEQ B, B, IP	$M[B] = 0$
SUBLEQ TA <sub>16</sub> , Z, IP	$M[Z] = -M[TA_{16}]$
SUBLEQ Z, B, IP	$M[B] = M[TA_{16}]$
SUBLEQ Z, Z, IP	$M[Z] = 0$
SUBLEQ TA <sub>13</sub> , Z, IP	$M[Z] = -M[TA_{13}]$
SUBLEQ Z, B, IP	$M[B] = M[TA_{16}] + M[TA_{13}]$
SUBLEQ Z, Z, IP	$M[Z] = 0.$

9) NOT : (BITWISE) (for B) (lets say  $\bar{B}$ )

- Let a location in memory be reserved for (FFFF)<sub>hexadecimal</sub> lets say TB.

INSTRUCTION: SUBLEQ TB, Z, IP	$M[Z] = -M[TB]$
SUBLEQ T1, T1, IP	$M[T1] = 0$
SUBLEQ Z, T1, IP	$M[T1] = M[TB]$
SUBLEQ Z, Z, IP	$M[Z] = 0$
(T1 stores $\bar{B}$ ) -----> SUBLEQ B, T1, IP	$M[T1] = M[T1] - M[B]$
SUBLEQ T1, Z, IP	$M[Z] = -M[T1]$
SUBLEQ B, B, IP	$M[B] = 0$
SUBLEQ Z, B, IP	$M[B] = -(M[T1]) = M[T1]$
SUBLEQ Z, Z, IP	$M[Z] = 0.$



**INSTRUCTION :**

SUBLEQ B,Z,IP	-M[B] = M[Z]
SUBLEQ Z,B,IP	M[B] = M[B] - (-M[B])
SUBLEQ Z,Z,IP	M[Z] = 0.

Multiplication can be done using repetitive addition and keeping track of another operand while subtracting it.

$$a \times b = \underbrace{a + a + a \dots}_{b \text{ times}}$$

```

loop:  ADD  A,A          SUB  B,TA1
      SUB  B,TA1      %- (if +ve then continue)
      goto loop if B>1  ADD  A,A
                          (go back)

```

To retain the identity of A and B, we can use temporary T1 and T2.

J1 :	SUBLEQ	TA, B, J	$M[B] = M[B] - 1$
	SUBLEQ	A, Z, IP	$M[Z] = -M[A]$
	SUBLEQ	Z, A, IP	$M[A] = 2M[A]$
	SUBLEQ	Z, Z, J1	$M[Z] = 0$ jump back to J1

J: \_ \_ \_ \_ \_

We can use T1 and T2 to retain identity of A and B.



## 12) AND (BITWISE)

For 1 bit AND = MULTIPLY

so we do MULTIPLY, then we right shift it then perform MULTIPLY and so on.

After 1<sup>st</sup> MULTIPLY, we use the look up table or predefined values in memory and find the value and store it in Temporary location. Then using

Left shifting we can accumulate all the bits to get bitwise AND.

T1 = 0

Multiply

Based on last bit store in T1

Right shift

Multiply

Based on last bit → Left shift → add in T1

Right shift

!! and so on.

## 13) RIGHT SHIFT

Right shift could be implemented by division by 2.

## 14) DIVISION

Division could be implemented by repetitive subtraction and maintaining a counter.

$a \div b$ .

(keep on doing  $a = a - b$  till  $a$  is +ve)  
(increment temporary location T2)



$$C = a \div b$$

J1: SUBLEQ B, A, J2  
 SUBLEQ TA1, Z, IP  
 SUBLEQ Z, C, IP  
 SUBLEQ Z, Z, J1

J2: BEQ A, Z, J3

J: - - - - -

- - - - -

- - - - -

J3: [ Mov 1 in C ]  
 [ Jump back to J ]

$M[A] = M[A] - M[B]$  Jump to J2 if -ve or zero

$M[Z] = -1$

$M[C] = M[C] + 1$

$M[Z] = 0$

if  $M[A] = 0$  then jump to J3.  
 (A now have A-B).


(rest of the code)

(if  $A = B$  then we need to set  $C = 1$ )


Now we have AND, NOT making up NAND which is universal gate thus all logical operations can be performed.

We can do data transfer and all branching let it be Conditional or unconditional.

We also have all basic arithmetic operations Thus, using this 1 instruction, we can do almost every computation.







Here  
Inst-Mem-D  
= IR.

Note: We are reading several data from memory and writing back at the same time in 1 cycle

Brief Architecture : Inst-Memory = 48 bit

IR = 48 bit

IP = 48 bit (16 + 16 + 16)

no bit for operation.

Data Memory = 16 bit

• M-address1, M-address2 = Reading address

• M-address3 = Writeback address

• M-data3 = Writeback data