	classmate	A
5	Date	()
	Page	
5		

EE 309 ASSIGNMENT-2

SINGLE	INSTRUCTION	PROCESSOR
--------	-------------	-----------

AIM: To design a processor in which a single instruction can compute all the basic operation:

• Arithmetic and Logical Instructions

• Data Transfer Instructions

- · Branching Instructions

INSTRUCTION: Substract and branch if sexult is negative or zero

> SURLER A, B, C -> M[B] = M[B] - M[A] and jump to C of M[B] now is negative or zero.

A and B are menning address

Let A & B be 16 bits C also 16 bits

Then data menning have 216 locations out of which some locations are showed


Last us call them Z (M[Z]=0)
and IP for storing address of next

instaudion (IP+1) T1, T2 for temporary proposes


( TAI, TAI, TA3 -- TA16 (oney 1 bit is 1 in whole seq)

TB stores FFFF

since the instruction is of 48 bits and I-menury also of 48 bits in I word instruction and hence IP = IP+1 for next instruction




D	SUBTRACTION: M[B] = M[B] - M[A]
	Instruction: SUBLEQ A, B, IP
2)	ADDITION: M[B] = M[B] + M[A]
	Instruction : SUBLEQ A, Z, IP (M[Z] = M[Z] - M[A] = -M[A]
	SUBLEQ Z, B, IP (M[B] = M[B] - M[Z] = M[B] + M[A])
	SUBLER Z,Z, IP (M[z] =0 To again put zono)
3)	/
	Instruction: SUBLEO A, Z, IP (M[Z] = -M[A])
	SUBLEG B,B,IP (M[B] = 0)
	SUBLEQ Z, B, IP (M[B] = -(-M[A])-M[A])
11111	SUBLEQ Z,Z,IP (M[Z]=0)
	THE PART OF THE PARTY OF THE PA
4)	JUMP (UNCONDITIONAL):
	Instruction: SUBLEQ Z, Z, J M[Z]=0
	Since senut U = 0 00 jump location
	is specified by J.
5)	BRANCH EQUALITY JUMP: JUMP TO J if M[A] = M[B]
	Here we need to use temporary values T1 and
	T2 be temporary location
	Instruction:
	SUBLEQ A, Z, IP M[z] =- M[A]
	SUBLED TI, TI, IP M[TI]= 0
	SUBLEQ Z, TI, IP M[TI] = M[A]
	SUBLEQ Z,Z, IP M[Z]=0
	SUBLEQ B, Z, IP M[Z]=-M[B]
	SUBLEQ T2, T2, IP MET27-0
	SUBLEQ Z, T2, IP M[72]= M[B]
	SUBLEQ Z, Z, IP M[Z]=0.




11	
	SUBLEQ T1, T2, J1 M[12] = M[12] - M[T1]
	SUBLEA Z, Z, J2 M[Z]=O (if no jump)
	JL: SUBLER B, TI, J M[TI] = M[TI]-M[B]
	J2:
	J: (********************************
	First Annahment and A
-	First we move M[A] - M[T] and M[B] - M[T2] go-that
	A and B could be used firther.
-	If M[T2]-M[TI] is the them no need for jump
	so we more to 12.
-	If M[T2] - M[T1] is -ve or zero then jump to J1 where we check if M[T1] - M[T2] is also (ve or zero)
	where we check if M[TI]-M[T2] is also ( we or zero)
	Or not. But T2 has been modified. In we use MIB]
	If both conditions satisfied then we more to J.
-	If both conditions satisfied then we more to J.  [Crux: If a=b <0 and b-a <0 then b-a=0]
-	L 08 a=b.
	CLEARING: M[B]=0.
	Instruction: SUBLEQ B, B, IP M[B]=0.
	CODWARD A PARTY I ST. 2
)	COPYING: M[TI] = M[A]
	Instruction: SUBJEQ A, Z, IP M[Z] = -M[A]
	SUBLEQ TI, TI, IP M[TI]=0
-	SUBLEQ Z,TI,IP M[Ti]=M(A)
-	SUBLEQ Z,Z,IP M[Z]=0.
-	Data is copied to temporary location TI.
+	
+	

6)



8)	MOVING IMMEDIATE (16 bits):
	· Let the sequence be (10010000 0000 0000)
	In data memory there will be severed location
	to store following values:
	0000000000000 (AL)
	0000000000000 (A2)
	00000000000000000000000000000000000000
	and so on til 100000000000000000 (Ag)
	so we have reserved 16 locations for TA, TA2, TA3
	till TA <sub>16</sub> .  We need to move it to B.  [NETBURGENERS & CO. 18 METERS AND
	We need to move it to B.
	INDIKUCITON. SUBLEG B. K. IF
	SUBLER TA16, Z, IP M[Z] = -M[TA16]  SUBLER Z, B, IP M[B] = M[TA16]
	SUBLEQ Z, B, IP M[B] = M[TA16]
	SUBLEQ Z, B, IP M[B] = M(IAIG)  SUBLEQ Z, Z, IP M[Z] = 0  SUBLEQ TAIS, Z, IP M[Z] = -M[TAIS]
	SUBLEQ Z, B, IP M[B]=M[TAIJ+M[TAI]
	SUBLEQ 2, Z, IP M[z] =0,
9)	NOT: (BITWISE) (tor B) (Less say B)
	·Let a location in menuog be scrowed for (FFFF) hexadecimal lets say TB.
	(FFFF) boutsing lets say TB.
16	Manager Committee Committe
	INSTRUCTION: SUBLEQ TB, Z, IP M[Z] =-M[TB]
	SUBLEQ TI, TI, IP M[TI] = 0
	SUBLER Z, TI, IP M[TI] = M[TB]
	SUBLEQ Z,Z,IP M[Z]=0
	(TI Atoma B)> SUBLEQ B, TI, IP M[TI] -M[T] -M[B]
	SUBLEQ TI, Z, IP M[Z] = -M[TI]
	SUBLEQ B, B, IP M[B]=0
	SUBLEQ Z,B, IP M[B] = - [M[TI])=MTI] SUBLEQ Z,Z,IP M[Z]=0.
	SUBLEQ 2, 2, 1P M[z] = 0.



10)	LEFT SHIFT: for B MB-MBK2
	INSTRUCTION: SUBLEQ B, Z, IP -M[B] = M[Z]
	SUBLEQ Z,B, IP M[B]=M[B]-(M[B])
9 9	SUBLEQ Z,Z,IP M[Z]=0.
	7711 1-1123-0
(II	MULTIPLY :
	Multiplication can be done using septitive addition and keeping track of another operand while subtracting it.
	and keeping track of another operand while
Ele	subtracting it.
	axb = a+a+a
	axb = a+a+a
	loop: ADD A,A  SUB B, TA,  Go back)  To setain the identity of A and B, we can  we temporary T1 and T2.
	SUB B, TA, 8- (if the Hage continue)
	goto (pop if B>1 ADD A,A
	(go back)
	To sclaim the identity of A and B us can
	me temposary T1 and To.
	4/4/4/4/4
	J1: SUBLER TA, B, J M[B] = M[B]-1
	SUBLEQ A, Z, IP M[Z] = -M[A]
	SUBLEQ Z, A, IP M[A] = 2M[A]
	SUBLEQ Z, Z, J1 M[z]=0 jump back to]
	J:
	min with and _ Are a commercial state of the
	We can use TI and T2 to setain identity
	of A and B.
	particles of the water of the residence
	resident of the second country bear and the second country of the

And I have been

AND (BITWISE) 12)

For 1 bit AND = MULTIPLY

so we do MULTIPLY, then we orght shift it then perfrom MULTIPLY and so on.

After 1st MULTIPLY, we use the book up table or predefined values in memory and find the value. and store it in Temporary boution. Then using. Left shifting we can accomulate all the bits to get bitwise AND.

71 =0

Based on last bit stope in TI

Right Shift

Multiply

Based on last bit -> Left shift -> add in TI

Right suft

i and so on.


13) RIGHT SHIFT

Right shift could be implemented by division by 2.

14) DIVISION

Division could be implemented by sepetitive substraction and maintaing a counter.

(keep on doing a=a-b till a is +ve)
(increment temporagoy location T2)





J1: SUBLEQ B, A, J2 M[A] = M[A] - M[B] Jimp to J2 if

SUBLEQ TA1, Z, IP M[Z] = -1

SUBLEQ Z, C, IP M[C] = M[C] + 1

SUBLEQ Z, Z, J1 M[Z] = 0

J2: BEQ A, Z, J3 if M[A] = 0 then jump to J3.

(\*\*row have A-B),


(\*\*sch of the code)

J3: [Mov 1 in C] (if A=B then we need [Jump back to J] to set (=1)

Now we have AND, NOT making up NAND which is universal gate thus all logical operations can be performed.

We can do data toansfer and all branching let it be Conditional or unconditional.

Thus, using this I instruction, we can do almost every computation.



IR = Instruction - Mennoy Data.

TP - Inst\_Mem\_A, ALUI\_A

+1 -> ALU\_B

ALU -> MWX\_IN\_O

Inst\_Mem\_D\_15-0 -> MWX\_in\_1 | Here

Inst\_Mem\_D\_31-16 | Inst\_Mem\_D

Inst\_Mem\_D\_47-32 | Data\_Mem\_A1 | = IR.

Data\_Mem\_D1 -> ALU2\_A

Data\_Mem\_D2 -> ALU2\_B

ALU2 -> Deta\_Mem\_D3

Inst\_Mem\_D\_31-16 | Data\_Mem\_A3

MUX\_OUT -> Data\_Mem\_A3

mux\_out -> IP

Note: We are reading several date from Memory and writing back at the Same time in 1 cycle

Boief Architecture: Inst-Menury = 48 bit

IR = 48 bit

IP = 48 bit (16+16+16)

no bit for operation.

Data Menury = 16 bit

- M\_address 1, M\_address 2 = Reading address
   M\_address 2 = Writeback address
- ·M-data3 = Woite back data