Name: - Jayraj Patoriya

ID Number: - 21EL065

Branch: - Electronics

Division: - 04

Subject: - Digital System Design (3EL42)

ASSIGNMENT – 1

Q-1: Write a Verilog code for 2X4 decoder.

CODE:

```
SV/
1 // Code your design here
 2 module decoder2_4(input en,a,b,output reg [3:0]y);
      always @(*)
 4
 5
        begin
 6
          if(en==0)
 8
 9
            begin
10
11
              if(a==1'b0 & b==1'b0) y=4'b0000;
12
              else if(a==1'b0 & b==1'b1) y=4'b0001;
13
              else if(a==1'b1 & b==1'b0) y=4'b0101;
14
              else if(a==1 & b==1) y=4'b1000;
15
              else y=4'bxxxx;
16
17
            end
18
19
          e1se
20
            y=4'b1111;
21
22
        end
23
24 endmodule
```

TEST BENCH:

```
1 // Code your testbench here
2 // or browse Examples
3
4 module testbench;
5
     reg a,b,en; wire [3:0]y;
6
     decoder2_4 DUT(en,a,b,y);
7
8
     initial
9
10
       begin
11
12
       $monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
13
         en=1; a=1'bx; b=1'bx; #5
14
         en=0; a=0; b=0; #5
15
         en=0; a=0; b=1; #5
16
         en=0; a=1; b=0; #5
17
         en=0; a=1; b=1; #5
18
         $finish;
19
20
       end
21
22
23 endmodule
```



Q-2: Write a Verilog code for Full subtractor.

CODE:

```
// Code your design here
module full_subtractor(input a,b,cin, output d,bout);
assign d = a^b^cin;
assign bout = ~a&b | ~(a^b)&cin;
endmodule
```

TEST BENCH:

```
1 module testbench;
    reg a,b,cin; wire d,bout;
 3
 5 full_subtractor DUT(a,b,cin,d,bout);
     initial
 7
 8
      begin
 9
10
         $monitor("a=%b b=%b cin=%b d=%b bout=%b",a,b,cin,d,bout);
11
        cin=0;a=0;b=0;#5
12
        cin=0; a=0; b=1; #5
13
        cin=0;a=1;b=0;#5
14
       cin=0;a=1;b=1;#5
15
       cin=1;a=1;b=1;#5
16
        $finish;
17
18
       end
19
20
21 endmodule
22
```

```
©Log ←Share

[2022-08-07 05:47:04 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

a=0 b=0 cin=0 d=0 bout=0

a=0 b=1 cin=0 d=1 bout=1

a=1 b=0 cin=0 d=1 bout=0

a=1 b=1 cin=0 d=0 bout=0

a=1 b=1 cin=1 d=1 bout=1

Done
```

Q-3: Write a Verilog code for 2-bit comparator.

CODE:

```
module comparator_2bit(a,b,equal,greater,lower);

output equal;

output greater;

output lower;

input [1:0] a; input [1:0] b;

assign equal = (a==b) ? 1 : 0;

assign greater = (a>b) ? 1 : 0;

assign lower = (a<b) ? 1 : 0;

endmodule</pre>
```

TEST BENCH:

```
1 module testbench;
2
     reg [1:0]a,b;
3
    wire equal, greater, lower;
4
5
6
     comparator_2bit DUT(a,b,equal,greater,lower);
7
     initial
8
9
       begin
10
11
         monitor("a[0]=\%b \ a[1]=\%b \ b[0]=\%b \ b[1]=\%b \ greater =\%b
12
   lower =%b equal=%b",a[0],a[1],b[0],b[1],greater,lower,equal);
         a=2'b00;b=2'b01;#5
13
         a=2'b11;b=2'b10;#5
14
         a=2'b00;b=2'b00;#5
15
16
                $finish;
17
       end
18
19
20 endmodule
21
```

```
©Log 

Share

[2022-08-07 05:47:04 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

a=0 b=0 cin=0 d=0 bout=0
a=0 b=1 cin=0 d=1 bout=1
a=1 b=0 cin=0 d=1 bout=0
a=1 b=1 cin=0 d=0 bout=0
a=1 b=1 cin=1 d=1 bout=1

Done
```

Q-4: Write a Verilog code for 3 bit binary to gray convertor.

CODE:

```
module bin_to_gray

input [2:0]cin,output [2:0]d);

assign d[0] = cin[1] ^ cin[0];
assign d[1] = cin[2] ^ cin[1];
assign d[2] = cin[2];

endmodule
```

TEST BENCH:

```
S
1 module testbench();
2
3
    reg [2:0] cin;
    wire [2:0] d;
4
 5
    bin_to_gray DUT(cin,d);
 6
    initial
8
9
     begin
10
11
      $monitor("cin = %b d = %b",cin,d);
12
       cin = 3'b001; #10
13
        cin = 3'b101; #10
14
        cin = 3'b111; #10
15
        cin = 3'b110; #10
16
        $finish;
17
18
     end
19
20
21 endmodule
22
```

Q-5: Write a Verilog code for BCD to excess 3 convertor.

CODE:

```
module bcd_to_excess3(input a,b,c,d,output x,y,z,w)$V/Verilog Design

assign x = a | (b & c) | b & d;
assign y = (~b & c) | (~b & d) | (b & ~c & ~d);
assign z = (c & d) | (~c & ~d);
assign w = ~d;
endmodule
```

TEST BENCH:

```
1 module testbench();
     reg a,b,c,d;
 3
 4
     wire x,y,z,w;
 5
     bcd_to_excess3 DUT(a,b,c,d,x,y,z,w);
 7
     initial
 8
9
       begin
10
11
        monitor("a = \%b b = \%b c = \%b d = \%b, x = \%b y = \%b z = \%b
12
  %b w = %b",a,b,c,d,x,y,z,w);
13
         a = 1'b0; b = 1'b1; c = 1'b0; d = 1'b0; #50
14
         a = 1'b1; b = 1'b1; c = 1'b0; d = 1'b0; #50
15
         a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b1;#50
16
         a = 1'b1; b = 1'b0; c = 1'b0; d = 1'b1; #50
17
18
         $finish;
19
20
      end
21
22 endmodule
23
```