# **Assignment 2**

1] Design 4-bit Ripple Carry Adder with the help of 1-bit adder

```
1 // Code your design here
2 module ripple_carry_adder(a,b,c,s,carry);
     input[3:0]a,b;
    input c;
output [3:0]s;
5
6
    output carry;
9
    wire k1,k2,k3;
10
    full_adder fa1(a[0],b[0],c,s[0],k1);
11
     full_adder fa2(a[1],b[1],k1,s[1],k2);
12
     full_adder fa3(a[2],b[2],k2,s[2],k3);
13
     full_adder fa4(a[3],b[3],k3,s[3],carry);
14
15
16 endmodule
17
18 module full_adder(a,b,c,sum,carry);
     input a,b,c;
19
    output sum, carry;
20
21
22
     assign sum=a\b\c;
23
     assign carry=a&b | b&c | a&c;
24
25 endmodule
```

```
1 // Code your testbench here
 2 // or browse Examples
 3 module testbench;
     reg [3:0]a;
     reg [3:0]b;
 5
 6
     reg c;
     wire [3:0]s;
 7
 8
     wire carry;
 9
     initial begin
10
       $monitor("a=%b,b=%b,c=%b,s=%b,carry=%b",a,b,c,s,carry);
11
12
13
     ripple_carry_adder uut(a,b,c,s,carry);
14
15
     initial begin
16
17
18
       #10 a=4'b0000;b=4'b0000;c=1'b0;
19
       #10 a=4'b0001;b=4'b0001;c=1'b0;
20
       #10 a=4'b0010;b=4'b0010;c=1'b0;
21
22
       #10 a=4'b0011;b=4'b0011;c=1'b1;
23
       #10 a=4'b0111;b=4'b0111;c=1'b1;
24
       #10 a=4'b1111;b=4'b1111;c=1'b1;
25
26
     end
27
28
     initial begin
29
       $dumpfile("dump.vcd");
30
       $dumpvars(0);
31
     end
32
33 endmodule
```

```
VCD info: dumpfile dump.vcd opened for output.

a=xxxx,b=xxxx,c=x,s=xxxx,carry=x

a=0000,b=0000,c=0,s=0000,carry=0

a=0001,b=0001,c=0,s=0010,carry=0

a=0010,b=0010,c=0,s=0100,carry=0

a=0011,b=0011,c=1,s=0111,carry=0

a=0111,b=0111,c=1,s=1111,carry=1
```

# 2] Design D-flipflop and reuse it to implement 4- bit Johnson Counter.]

```
1 // Code your design here
2 module _4bit_johnson_cour
  2 module _4bit_johnson_counter(
         input clk,
  3
         input reset,
  4
         output [3:0] q
  5
  6
  7
  8
         Dff d1(clk,reset,~q[3],q[0]);
         Dff d2(clk,reset,q[0],q[1]);
Dff d3(clk,reset,q[1],q[2]);
  9
 10
         Dff d4(clk,reset,q[2],q[3]);
 11
 12
 13 endmodule
 14
 15 module Dff(
         input clk,
 16
         input reset,
 17
         input d,
 18
         output reg q
 19
 20
 21
         always @ (posedge clk)
 22
         begin
 23
 24
         if(reset)
 25
           q=0;
 26
 27
         else if(clk)
 28
 29
           q = d;
 30
         end
 31 endmodule
```

```
// Code your testbench here
// or browse Examples
module rbit_johnson_counter_tb;
                                                                          S
       reg clk, reset;
 5
       wire [3:0] q;
initial begin
 6
 7
 8
    $monitor("%t | clk= %b | reset= %b | q=
%b",$time,clk,reset,q);
 9
10
11
       _4bit_johnson_counter uut(clk,reset,q);
12
13
       initial
begin
14
15
16
17
            reset = 1'b1;
            clk = 1'b1;
18
19
20
21
       end
22
23
       always #10 clk = \simclk;
       initial
24
25
       begin
         #00 reset = 1'b1;
#20 reset = 1'b0;
26
27
28
29
          #500 $finish;
30
       end
32 endmodule
```

```
0 | clk= 1 | reset= 1 | q= 0000
 10 | clk= 0 | reset= 1 | q= 0000
 20 | clk= 1 | reset= 0 | q= 0001
 30 | clk= 0 | reset= 0 | q= 0001
 40 | clk= 1 | reset= 0 | q= 0011
 50 | clk= 0 | reset= 0 | q= 0011
 60 | clk= 1 | reset= 0 | q= 0111
 70 | clk= 0 | reset= 0 | q= 0111
 80 | clk= 1 | reset= 0 | q= 1111
 90 | clk= 0 | reset= 0 | q= 1111
100 | clk= 1 | reset= 0 | q= 1110
110 | clk= 0 | reset= 0 | q= 1110
120 | clk= 1 | reset= 0 | q= 1100
130 | clk= 0 | reset= 0 | q= 1100
140 | clk= 1 | reset= 0 | q= 1000
150 | clk= 0 | reset= 0 | q= 1000
160 | clk= 1 | reset= 0 | q= 0000
170 | clk= 0 | reset= 0 | q= 0000
180 | clk= 1 | reset= 0 | q= 0001
190 | clk= 0 | reset= 0 | q= 0001
200 | clk= 1 | reset= 0 | q= 0011
210 | clk= 0 | reset= 0 | q= 0011
220 | clk= 1 | reset= 0 | q= 0111
230 | clk= 0 | reset= 0 | q= 0111
240 | clk= 1 | reset= 0 | q= 1111
250 | clk= 0 | reset= 0 | q= 1111
260 | clk= 1 | reset= 0 | q= 1110
270 | clk= 0 | reset= 0 | q= 1110
280 | clk= 1 | reset= 0 | q= 1100
290 | clk= 0 | reset= 0 | q= 1100
300 | clk= 1 | reset= 0 | q= 1000
```

# 3] Reuse 2:1 Mux code to implement 8:1 Mux.

```
1 // Code your design here
 2 module mux_8x1(a,s,out);
 3
      input[7:0]a;
 4
     input[2:0]s;
 5
     output out;
 6
 7
     wire[6:0]k;
 8
     mux_2x1 mx1(a[0],a[1],s[0],k[0]);
 9
     mux_2x1 mx2(a[2],a[3],s[0],k[1]);
10
     mux_2x1 mx3(a[4],a[5],s[0],k[2]);
mux_2x1 mx4(a[6],a[7],s[0],k[3]);
11
12
     mux_2x1 mx5(k[0],k[1],s[1],k[4]);
13
     mux_2x1 mx6(k[2],k[3],s[1],k[5]);
14
     mux_2x1 mx7(k[4],k[5],s[2],out);
15
17 endmodule
19 module mux_2x1(a0,a1,s,out);
20
      input a0,a1,s;
21
22
     output out;
     wire sn,k1,k2;
23
24
25
     not(sn,s);
26
27
      and (k1, a0, sn);
      and(k2,a1,s);
28
29
      or(out,k1,k2);
30
31 endmodule
```

```
1 // Code your testbench here
2 // or browse Examples
3 module testbench;
     reg [7:0]a;
4
     reg[2:0]s;
5
     wire out;
6
7
     initial begin
8
       $monitor("s2=%b,s1=%b,s0=%b,output=%b",s[2],s[1],s[0],out);
9
10
     end
11
     mux_8x1 uut(a,s,out);
12
13
     initial begin
14
15
16
       a=8'b01110010;
       #10 s[2]=0;s[1]=0;s[0]=0;
17
       #10 s[2]=0;s[1]=0;s[0]=1;
18
       #10 s[2]=0;s[1]=1;s[0]=0;
19
       #10 s[2]=0;s[1]=1;s[0]=1;
20
       #10 s[2]=1;s[1]=0;s[0]=0;
21
       #10 s[2]=1;s[1]=0;s[0]=1;
22
23
       #10 s[2]=1;s[1]=1;s[0]=0;
       #10 s[2]=1;s[1]=1;s[0]=1;
24
25
     end
26
     initial begin
  $dumpfile("dump.vcd");
27
28
       $dumpvars(0);
29
30
     end
31
32 endmodule
```

```
VCD info: dumpfile dump.vcd opened for output.
s2=x,s1=x,s0=x,output=x
s2=0,s1=0,s0=0,output=0
s2=0,s1=0,s0=1,output=1
s2=0,s1=1,s0=0,output=0
s2=0,s1=1,s0=1,output=0
s2=1,s1=0,s0=0,output=1
s2=1,s1=0,s0=1,output=1
s2=1,s1=1,s0=0,output=1
s2=1,s1=1,s0=1,output=0
```

# 4] Design a Full Subtractor with Gate Level Modelling Style. (use primitive gates)

```
1 // Code your design here
 2 module full_subtrator(a,b,c,diff,borrow);
     input a,b,c;
output diff,borrow;
     wire an, s1, s1n, k1, k2;
 7
     not(s1n,s1);
 8
     not(an,a);
     xor(s1,a,b);
10
     xor(diff,s1,c);
11
12
     and(k1, an, b);
13
     and (k2, s1n, c);
14
15
     or(borrow,k1,k2);
16
17
18 endmodule
```

```
2 // or browse Examples
 3
 4 module testbench;
      reg a,b,c;
 5
 6
      wire diff, borrow;
 7
      initial begin
 8
        $monitor("a=%b,b=%b,c=%b,diff=%b,borrow=%b",a,b,c,diff,borrow);
 9
 10
 11
     full_subtrator uut(a,b,c,diff,borrow);
 12
 13
      initial begin
 14
 15
 16
        #10 a=1'b0;b=1'b0;c=1'b0;
 17
        #10 a=1'b0;b=1'b0;c=1'b1;
 18
        #10 a=1'b0;b=1'b1;c=1'b0;
 19
        #10 a=1'b0;b=1'b1;c=1'b1;
 20
        #10 a=1'b1;b=1'b0;c=1'b0;
 21
        #10 a=1'b1; b=1'b0; c=1'b1;
 22
        #10 a=1'b1;b=1'b1;c=1'b0;
 23
       #10 a=1'b1;b=1'b1;c=1'b1;
 24
 25
 26
 27
      end
 28
      initial begin
 29
        $dumpfile("dump.vcd");
 30
        $dumpvars(0);
 31
 32
      end
 33
 34 endmodule
```

```
VCD info: dumpfile dump.vcd opened for output.
a=x,b=x,c=x,diff=x,borrow=x
a=0,b=0,c=0,diff=0,borrow=0
a=0,b=0,c=1,diff=1,borrow=1
a=0,b=1,c=0,diff=1,borrow=1
a=0,b=1,c=1,diff=0,borrow=1
a=1,b=0,c=0,diff=1,borrow=0
a=1,b=0,c=1,diff=0,borrow=0
a=1,b=1,c=0,diff=0,borrow=0
a=1,b=1,c=0,diff=1,borrow=1
```

# 5] Design a 2X4 decoder using gate level modelling.

### CODE:

```
1 // Code your design here
2 module decoder_2_4(a,b,c0,c1,c2,c3);
    input a,b;
     output c0,c1,c2,c3;
    wire an,bn;
 5
    not(an,a);
 7
 8
    not(bn,b);
    and(c0, an, bn);
10
     and(c1, an, b);
11
     and(c2,a,bn);
12
     and(c3,a,b);
13
15 endmodule
16
```

#### **TEST BENCH:**

```
1 // Code your testbench here
2 // or browse Examples
4 module testbench;
5
    reg a,b;
    wire c0,c1,c2,c3;
6
7
     initial begin
8
9
       $monitor("a=%b,b=%b,c0=%b,c1=%b,c2=%b,c3=%b",a,b,c0,c1,c2,c3);
10
11
    decoder_2_4 uut(a,b,c0,c1,c2,c3);
12
13
    initial begin
14
15
16
       #10 a=1'b0;b=1'b0;
17
       #10 a=1'b0;b=1'b1;
18
       #10 a=1'b1;b=1'b0;
19
       #10 a=1'b1;b=1'b1;
20
21
22
23
     end
24
     initial begin
25
       $dumpfile("dump.vcd");
26
       $dumpvars(0);
27
     end
28
29
30 endmodule
```

#### **OUTPUT:**

```
VCD info: dumpfile dump.vcd opened for output.

a=x,b=x,c0=x,c1=x,c2=x,c3=x

a=0,b=0,c0=1,c1=0,c2=0,c3=0

a=0,b=1,c0=0,c1=1,c2=0,c3=0

a=1,b=0,c0=0,c1=0,c2=1,c3=0

a=1,b=1,c0=0,c1=0,c2=0,c3=1
```

6] Design a 4x1 mux using operators. (use data flow)

```
// Code your design here
module mux_4_1(s0,s1,i,out);
input s0,s1;
input [3:0]i;
output out;

assign out = ~s0 & ~s1 & i[0] | ~s0 & s1 & i[1] | s0 & ~s1 & i[2] | s0 & s1 & i[3];

endmodule
```

```
1 // Code your testbench here
2 // or browse Examples
3
 4 module testbench;
 5
    reg [3:0]i;
    reg s0,s1;
 6
    wire out;
 7
 8
     initial begin
9
       $monitor("s0=%b,s1=%b,output=%b",s0,s1,out);
10
11
12
13
    mux_4_1 uut(s0,s1,i,out);
14
15
     initial begin
         i=4'b0101;
16
       #10 s0=1'b0;s1=1'b0;
17
       #10 s0=1'b0;s1=1'b1;
18
       #10 s0=1'b1;s1=1'b0;
19
       #10 s0=1'b1;s1=1'b1;
20
21
22
     end
23
     initial begin
24
       $dumpfile("dump.vcd");
25
       $dumpvars(0);
26
27
     end
28
29 endmodule
```

```
[2023-08-21 13:10:33 UTC] iverilog '-Wall' des VCD info: dumpfile dump.vcd opened for output. s0=x,s1=x,output=x s0=0,s1=0,output=1 s0=0,s1=1,output=0 s0=1,s1=0,output=1 s0=1,s1=1,output=0
```

# 7] Design a Full adder using half adder.

```
1 // Code your design here
2 module full_adder(a,b,cin,sum,carry);
     input a,b,cin;
     output sum, carry;
     wire s1,c[1:0];
     half_adder ha0(a,b,s1,c[0]);
 7
     half_adder hal(s1,cin,sum,c[1]);
     or (carry,c[0],c[1]);
 10
11
12 endmodule
13
14 module half_adder(a1,b1,sum1,carry1);
     input a1,b1;
15
     output sum1, carry1;
16
17
     assign sum1= a1/b1;
18
     assign carry1= a1&b1;
19
21 endmodule
```

```
2 // or browse Examples
3
4 module testbench;
5
     reg a,b,cin;
6
     wire sum, carry;
7
     initial begin
8
9
   $monitor("a=%b,b=%b,c=%b,sum=%b,carry=%b",a,b,cin,sum,carry);
     end
10
11
     full_adder uut(a,b,cin,sum,carry);
12
13
     initial begin
14
15
       #10 a=1'b0; b=1'b0; cin=1'b0;
16
       #10 a=1'b0; b=1'b0; cin=1'b1;
17
       #10 a=1'b0; b=1'b1; cin=1'b0;
18
       #10 a=1'b0; b=1'b1;cin=1'b1;
19
       #10 a=1'b1; b=1'b0;cin=1'b0;
#10 a=1'b1; b=1'b0;cin=1'b1;
20
21
       #10 a=1'b1; b=1'b1; cin=1'b0;
22
       #10 a=1'b1; b=1'b1; cin=1'b1:
23
24
     end
25
26
     initial begin
27
       $dumpfile("dump.vcd");
28
       $dumpvars(0);
29
30
     end
31
32 endmodule
```

```
[2023-08-21 13:56:09 UTC] iverilog '-wall' des

VCD info: dumpfile dump.vcd opened for output.

a=x,b=x,c=x,sum=x,carry=x

a=0,b=0,c=0,sum=0,carry=0

a=0,b=0,c=1,sum=1,carry=0

a=0,b=1,c=0,sum=1,carry=1

a=0,b=1,c=1,sum=0,carry=1

a=1,b=0,c=0,sum=1,carry=1

a=1,b=0,c=1,sum=0,carry=1

a=1,b=1,c=0,sum=0,carry=1

a=1,b=1,c=1,sum=1,carry=1
```