

1. 设计一个序列检测器, 要求检测器连续收到串行码1101后, 输出检测标志1, 否则输出0

Moore 型

S0: 默认状态.

S1: 收到 1.


S2: 收到 11

S3: 收到 110

S4: 收到 1101

状态转移图

(Si / Zoi) Data-Ini



HDL代码.

'timescale 1ns/1ps

module seq\_detect\_moore(

input clk,

input rst\_n,

input din,

output dout);

local param S0 = 3'b000,

S1 = 3'b001,

S2 = 3'b010,

S3 = 3'b011,

S4 = 3'b100;

reg [2:0] state\_current;

reg [2:0] state\_next;

① always @(posedge clk or negedge rst\_n)

state\_current <= state\_next;

begin

end

if (!rst\_n)

state\_current <= S0;

else



②. always @ (\*)

begin

case (state\_current)

s0: if (din)

state\_next = s1;

else

state\_next = s0;

s1: if (din)

state\_next = s2;

else

state\_next = s0;

s2: if (din)

state\_next = s2;

else

state\_next = s3;

s3: if (din)

state\_next = s4;

else

state\_next = s0;

s4: if (din)

state\_next = s1;

else

state\_next = s0;

default: state\_next = s0;

endcase

end

③ assign dout = (state\_current == s4) ?

1'b1:1'b0;

endmodule



设计一个序列检测器, 要求检测器连续收到串行码1101后, 输出检测标志1. 否则输出0

Mealy型


状态转移图

S0: 默认状态

S1: 收到1

S2: 收到11

S3: 收到110



HDL代码

```
'timescale 1ns/1ps
```

```
module seq_detect_mealy(
```

```
input clk,
```

```
input rst_n,
```

```
input din,
```

```
output dout);
```

```
localparam S0=2'b00,
```

```
            S1=2'b01,
```

```
            S2=2'b10,
```

```
            S3=2'b11;
```

```
reg[1:0] state_current;
```

```
reg[1:0] state_next;
```

```
@(always @(posedge clk or negedge rst_n)
```

```
begin
```

```
if (!rst_n)
```

```
state_current <= S0;
```

```
else
```

```
state_current <= state_next;
```

```
end
```



② always@(\*)

③ assign dout = (state\_curr == s3) & (din == 1'b1) ?

1'b1 : 1'b0;

begin

case (state\_current) endmodule.

s0: if (din)

state\_next = s1;

else

state\_next = s0;

s1: if (din)

state\_next = s2;

else

state\_next = s0;

s2: if (din)

state\_next = s2;

else

state\_next = s3;

s3: if (din)

state\_next = s0;

else

state\_next = s0;

default: state\_next = s0;

endcase

end




2. 设计一个序列检测器. 要求检测器连续收到串行码 1111 后, 输出检测标志 1, 否则输出 0.

Moore 型.

状态转移表.

Moore 型.	状态	次态		输出
		x=0	x=1	
S0: 默认状态.	S0	S0	S1	0
S1: 收到 1	S1	S0	S2	0
S2: 收到 11	S2	S0	S3	0
S3: 收到 111.	S3	S0	S3	1

状态转移图.




Mealy 型.

状态转移表.

Mealy 型.	状态	次态		输出	
		x=0	x=1	x=0	x=1
S0: 默认状态.	S0	S0	S1	0	0
S1: 收到 1	S1	S0	S2	0	0
S2: 收到 11.	S2	S0	S2	0	1

状态转移图.





## HDL代码. Moore 型.

'timescale 1ns/1ps

module seq-detect-moore(

input clk,

input rst-n,

input din,

output dout);

localparam s0 = 2'b00,

s1 = 2'b01,

s2 = 2'b10,

s3 = 2'b11;

reg [1:0] state-current;

reg [1:0] state-next;

①. always @ (posedge clk or negedge rst-n)

begin

if (!rst-n)

state-current <= s0;

else

state-current <= state-next;

end

②. always @ (\*)

begin

case (state-current)

s0: if (din)

state-next = s1;

else

state-next = s0;

s1: if (din)

state-next = s2;

else

state-next = s0;

s2: if (din)

state-next = s3;

else

state-next = s0;

s3: if (din)

state-next = s3;

else

state-next = s0;

endcase

end

③ assign dout = (state-current == s3)? 1'b1: 1'b0;

endmodule.



## HDL代码. Mealy型.

'timescale 1ns/1ps

module seq-detect-mealy(

input clk,

input rst-n,

input din,

output dout);

localparam S0 = 2'b00,

S1 = 2'b01,

S2 = 2'b10,

reg [1:0] state-current;

reg [1:0] state-next;

①. always @(posedge clk or negedge rst-n)

begin

if(!rst-n)

state-current <= S0;

else

state-current <= state-next;

end.

②. assign dout = (state-current == S2) & (din == 1'b1) ? 1'b1 : 1'b0;

endmodule.

② always @(\*)

begin

case (state-current)

S0: if(din)

state-next = S1;

else

state-next = S0;

S1: if(din)

state-next = S2;

else

state-next = S0;

S2: if(din)

state-next = S2;

else

state-next = S0;

default: state-next = S0;

endcase

end.

