

## Verilog 代码设计

### Verilog 代码设计 .

```
// Moore-101 检测  
module Moore101(  
    input wire clk,  
    input wire rst-n,  
    input wire cin,  
    output reg detected  
)
```

```
parameter S0 = 2'b00;  
parameter S1 = 2'b01;  
parameter S2 = 2'b10;  
parameter S3 = 2'b11;
```

```
reg [1:0] cur_st, next_st;  
always @ (posedge clk or  
          negedge rst-n) begin  
    if (!rst-n) cur_st <= SD;  
    else cur_st <= next_st;  
end //状态寄存器
```

```
always @ (*) begin  
    case (cur_st)  
        SD: next_st = (cin == 1'b1)?  
            S1: SD;  
        S1: next_st = (cin == 1'b0)?  
            S2: S1;  
        S2: next_st = (cin == 1'b1)?  
            S3: SD;
```

$s_3 : next\_st = (cin == 1'b1) ?$

$s_1 : s_2 ;$

default :  $next\_st = s_0 ;$

endcase

end

always @ (\*) begin

$detected = (cur\_st == s_3) ?$

$1'b1 : 1'b0 ;$

end // 摩尔型输出只和状态有关 .

endmodule .

## 11. Mealy\_101 检测 .

```
module Mealy101 (
    input wire clk,
    input wire rst_n,
    input wire cin,
    output reg detected
);
```

```
parameter S0 = 2'b00;
```

```
parameter S1 = 2'b01;
```

```
parameter S2 = 2'b10;
```

```
reg [1:0] cur_st, next_st;
```

```
always @ (posedge clk or  
         negedge rst_n) begin
```

if (!rst\_n) cur\_st <= SD;  
else cur\_st <= next\_st;  
end.  
end

always @(\*) begin // @ (cin or cur\_st)  
case (cur\_st)

SD: begin

next\_st = cin ? S1 : SD;

detected = 1'b0;

end

S1: begin .

next\_st = (!cin) S2 = S1;

detected = 1'b0;

end

S2: begin

next\_st = cin ? S1 : S0 ;

detected = cin ? 1'b1 : 1'b0 ;

end .

default : begin .

next\_st = S0 ; .

detected = 1'b0 ;


end

.endcase

end

endmodule

11JK: Q 触发器检测 101 序列.



module JK101

```
input wire clk,  
input wire rst-n,  
input wire cin,  
output wire detected  
);
```

wire Q0, Q1; // 输入

wire J0, K0, D1; // 输出.

JK-FF JK0 (.clk(clk), .rst\_n(rst\_n),  
.J(J0), .K(K0), .Q(Q0));

D-FF D1 (.clk(clk), .rst\_n(rst\_n),  
.D(D1), .Q(Q1));

assign J0 = ~cin & Q1;

assign K0 = cin ^ Q1;

assign D1 = cin;

assign detected = Q0 & ~Q1 & cin;

endmodule

// 4位计数器 .

module counter (

    input wire load, // 加载指定数据

    input wire en, // 使能时计数 .

    input wire clk,

    input wire reset,

    output wire q,

    input wire [3:0] cin,

    output reg [3:0] cout

);

always @ (posedge clk or

posedge reset ) begin

    if (reset) cout <= 4'b0000;

    else begin

```
if (load) cout <= cin;  
else if (en) begin  
    cout <= cout + 1'b1;  
end  
end  
assign q = (cout == 4'b1111) & en;  
endmodule
```

// 异步清零 D 触发器 .

```
module DFF (
    input wire clk,
    input wire rst-n,
    input wire D,
    output reg Q
);
    always @ (posedge clk or
        negedge rst-n) begin
        if (!rst-n) Q <= 1'b0;
        else Q <= D;
    end
endmodule // 异步复位，同步时钟.
```

// 同步 D 触发器 .

module DFF C

    input wire clk,

    input wire rst\_n,

    input wire D,

    output reg Q

);

    always @ (posedge clk) begin .

        if (!rst\_n) Q <= 1'b0;

        else Q <= D ; .

    end .

endmodule .

// 要等待时钟才能复位 .

// 异步D触发器(无时钟)

module DFF

input wire en,

input wire D,

output reg Q

);

always @ (en or d) begin

if(en) Q = D; // 无级时锁存

end.

endmodule.

// 同步清零的移位寄存器 .

module shift\_register (

input wire clk ,

input wire rst ,

input wire cin ,

output wire cout

);

reg [7:0] shift\_reg; // 8位寄存器

always @ (posedge clk )

if (rst) begin

shift\_reg <= 8'b00000000;

end else begin

shift\_reg <= {shift\_reg [b:0], cin};

end

end  
assign cout = shift\_reg[7];  
endmodule

// D 锁存器 .

module D-latch (

    input wire clk ,

    input wire D ,

    output wire Q

);

    always @ (\*) begin

        if (clk) Q = D; // 电平敏感

    end

/\* always @ (posedge clk) begin

    Q <= D; // 边沿敏感 .

end .

// 触发器 .

\*/

endmodule

// 16个 8位数据的存储器

```
module memory (
    input wire clk,
    input wire we, // 写使能
    input wire [3:0] addr,
    input wire [7:0] cin,
    output wire [7:0] cout
);
    reg [7:0] mem [0:15];
    // 16个 8位存储单元
```

```
always @ (posedge clk) begin
    if (we) mem[addr] <= cin;
end.
```

```
always @ (*) begin  
    cout = mem [addr];
```

end.

/\* 写操作(同步) \  
 \ 读操作(异步) \*/

/\* 同步读写 \

```
always @ (posedge clk) begin  
    if (we) mem [addr] <= cin;  
    cout <= mem [addr];
```

end

\*/

endmodule

// n位移位寄存器

```
module shift_n #(
```

```
    parameter n = 16
```

```
)
```

```
    input wire [n-1:0] R,
```

```
    output reg [n-1:0] Q,
```

```
    input wire L,
```

```
    input wire w,
```

```
    input wire clk
```

```
);
```

```
always @ (posedge clk) begin.
```

```
    if (L) Q <= R;
```

```
    else begin
```

```
        Q[n-2:0] <= Q[n-1:1];
```

$Q[n-1] \leq w$ ; //右移.

end.

end.

endmodule.

/\*  $Q \leq \{w, Q[n-1=1]\};$ . \

\ 拼接更直观 \*/