

Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.

$\begin{array}{c} \textbf{Lab Assignment} \\ \textbf{Project on UART Implementation} \end{array}$

Group 2

Group Members:

210169L Fernando W.W.R.N.S. 210179R Gammune D.J.T. 210218M Herath H.M.S.I.

Submitted in partial fulfillment of the requirements for the module EN2111 - Electronic Circuit Design

2024/05/07

Contents

1	Introduction	2									
2	Block Diagram and Maps										
3	UART Codes 3.1 RTL Code for UART 3.2 Transmitter 3.3 Receiver 3.4 Test Bench 3.4.1 Transmitter Test bench 3.4.2 Receiver Test bench	3 5 6 7									
4	Model Sim Simulation and Timing Diagram										
5	Pin Planner	9									

Abstract

This report details the design and implementation of a UART transceiver on an FPGA platform, encompassing four distinct phases. The first phase involves researching the UART protocol, exploring existing Verilog implementations, and selecting a suitable design that meets the specified requirements. The second phase concentrates on developing a comprehensive testbench in Verilog to verify the functionality of the UART module under various test scenarios, including edge cases and potential error conditions. The third phase focuses on the FPGA implementation of the UART module, integrating it with the necessary logic for data transmission and reception. This phase also covers the simulation, synthesis, and programming of the FPGA board with the final design. Finally, the fourth phase involves testing the UART module's functionality without the use of 7-segment displays or oscilloscope analysis. Emphasis is placed on understanding the theoretical concepts behind the UART protocol, implementing a robust and efficient design, and verifying its functionality through rigorous testing and analysis. Throughout the project, emphasis is placed on understanding the theoretical concepts behind the UART protocol, implementing a robust and efficient design, and verifying its functionality through rigorous testing and analysis. The report provides detailed insights into the design process, implementation strategies, and the challenges encountered during each phase of the project.

1 Introduction

The Universal Asynchronous Receiver/Transmitter (UART) protocol is vital for serial data transmission between devices. This project focuses on implementing a UART transceiver on a Field Programmable Gate Array (FPGA) platform. By leveraging FPGA's flexibility, developers can tailor UART functionality to specific needs, ensuring seamless integration into diverse systems. FPGA's parallel processing capabilities enhance performance and efficiency, while its development ecosystem enables rapid prototyping and innovation. In essence, FPGA-based UART solutions combine cutting-edge communication principles with reconfigurable hardware design, driving technological progress across industries.

2 Block Diagram and Maps




Figure 1: Block Diagram




Figure 2: Technology Map

3 UART Codes

3.1 RTL Code for UART

```
1 module uart #(
           parameter CLOCKS_PER_PULSE = 5208
2
  )
3
4
           input logic [7:0] data_in,
           input logic data_en,
6
           input logic clk,
           input logic rstn,
           output logic tx,
9
           output logic tx_busy,
10
           input logic ready_clr,
11
           input logic rx,
12
           output logic ready,
13
           output logic [7:0] led_out
14
15);
           logic [7:0] data_input;
16
           logic [7:0] data_output;
17
18
           transmitter #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_tx (
19
20
                    .data_in(data_input),
                    .data_en(data_en),
21
                    .clk(clk),
22
                    .rstn(rstn),
23
                    .tx(tx),
24
                    .tx_busy(tx_busy)
25
           );
26
27
           receiver #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_rx (
28
                    .clk(clk),
29
                    .rstn(rstn),
30
                    .ready_clr(ready_clr),
31
                    .rx(rx),
32
                    .ready(ready),
33
                    .data_out(data_output)
           );
35
36
           assign data_input = {8'b0, data_in};
37
           assign led_out = data_output[7:0];
38
39
41 endmodule
```

3.2 Transmitter

```
1 module transmitter #(
           parameter CLOCKS_PER_PULSE = 16
2
3)
4
           input logic [7:0] data_in,
5
           input logic data_en,
6
           input logic clk,
          input logic rstn,
8
          output logic tx,
9
           output logic tx_busy
10
11);
           enum {TX_IDLE, TX_START, TX_DATA, TX_END} state;
^{12}
13
          logic[7:0] data = 8'b0;
14
```

```
logic[2:0] c_bits = 3'b0;
15
            logic[$clog2(CLOCKS_PER_PULSE) -1:0] c_clocks = 0;
16
17
            always_ff @(posedge clk or negedge rstn) begin
18
                      if (!rstn) begin
19
                                c_clocks <= 0;</pre>
20
                                c_bits <= 0;
21
                                data <= 0;
22
                      tx <= 1'b1;
23
                                state <= TX_IDLE;</pre>
24
25
                      end else begin
26
                                case (state)
                                TX_IDLE: begin
27
                                          if (~data_en) begin
28
                                                    state <= TX_START;</pre>
29
                                                    data <= data_in;</pre>
30
                                                    c_bits <= 3'b0;
31
                                                    c_clocks <= 0;</pre>
32
                                          end else tx <= 1'b1;</pre>
33
                                end
34
                                TX_START: begin
35
                                          if (c_clocks == CLOCKS_PER_PULSE-1) begin
36
                                                    state <= TX_DATA;</pre>
37
                                                    c_clocks <= 0;</pre>
38
                                          end else begin
39
                                                    tx <= 1'b0;
40
                                                    c_clocks <= c_clocks + 1;</pre>
41
                                          end
42
                                end
43
                                TX_DATA: begin
44
                                          if (c_clocks == CLOCKS_PER_PULSE-1) begin
45
                                                    c_clocks <= 0;</pre>
46
                                                    if (c_bits == 3'd7) begin
47
                                                              state <= TX_END;</pre>
48
49
                                                    end else begin
                                                              c_bits <= c_bits + 1;</pre>
50
                                                              tx <= data[c_bits];</pre>
51
                                                    end
52
                                          end else begin
53
                                                    tx <= data[c_bits];</pre>
54
                                                    c_clocks <= c_clocks + 1;</pre>
55
                                          end
56
57
                                end
                                TX_END: begin
58
                                          if (c_clocks == CLOCKS_PER_PULSE-1) begin
59
                                                    state <= TX_IDLE;</pre>
60
                                                    c_clocks <= 0;</pre>
61
                                          end else begin
62
                                                    tx <= 1'b1;
63
                                                    c_clocks <= c_clocks + 1;</pre>
64
                                          end
65
                                end
66
                 default: state <= TX_IDLE;</pre>
67
                                endcase
68
69
                      end
70
            assign tx_busy = (state != TX_IDLE);
71
73 endmodule
```

3.3 Receiver

```
1 module receiver #(
           parameter CLOCKS_PER_PULSE = 16
3)
4 (
            input logic clk,
            input logic rstn,
6
            input logic ready_clr,
            input logic rx,
8
           output logic ready,
9
            output logic [7:0] data_out
10
11);
12
           enum {RX_IDLE, RX_START, RX_DATA, RX_END} state;
13
14
           logic[2:0] c_bits;
15
           logic[$clog2(CLOCKS_PER_PULSE) -1:0] c_clocks;
16
17
            logic[7:0] temp_data;
18
19
           logic rx_sync;
20
            always_ff @(posedge clk or negedge rstn) begin
21
22
                     if (!rstn) begin
23
                               c_clocks <= 0;
24
25
                               c_bits <= 0;
                               temp_data <= 8'b0;</pre>
26
                               //data_out <= 8'b0;
27
                               ready <= 0;
28
                               state <= RX_IDLE;</pre>
29
30
31
                     end else begin
                               rx_sync <= rx; // Synchronize the input signal</pre>
32
                                  using a flip-flop
33
                               case (state)
34
                               RX_IDLE : begin
35
                                        if (rx_sync == 0) begin
36
                                                  state <= RX_START;</pre>
37
                                                  c_clocks <= 0;</pre>
38
                                        end
39
                               end
40
                               RX_START: begin
41
                                        if (c_clocks == CLOCKS_PER_PULSE/2-1) begin
42
                                                  state <= RX_DATA;</pre>
43
                                                  c_clocks <= 0;</pre>
44
                                        end else
45
                                                  c_clocks <= c_clocks + 1;</pre>
46
                               end
47
                               RX_DATA : begin
48
                                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
49
50
                                                  c_clocks <= 0;</pre>
                                                  temp_data[c_bits] <= rx_sync;</pre>
51
                                                  if (c_bits == 3'd7) begin
52
                                                           state <= RX_END;</pre>
53
                                                           c_bits <= 0;
54
                                                  end else c_bits <= c_bits + 1;</pre>
55
                                        end else c_clocks <= c_clocks + 1;</pre>
56
                               end
57
                               RX_END : begin
58
                                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
59
                                                  //data_out <= temp_data;</pre>
60
```

```
ready <= 1'b1;
61
                                                      state <= RX_IDLE;</pre>
62
                                                      c_clocks <= 0;</pre>
63
                                            end else c_clocks <= c_clocks + 1;</pre>
64
                                 end
65
                                 default: state <= RX_IDLE;</pre>
66
                                 endcase
67
                       end
68
            end
69
            assign data_out = temp_data;
70
  endmodule
```

3.4 Test Bench

```
'timescale 1ns/1ps
3 module testbench();
4
           localparam CLOCKS_PER_PULSE = 4;
5
    logic [7:0] data_in = 8'b00000001;
6
           logic clk = 0;
7
           logic rstn = 0;
8
           logic enable = 1;
9
10
           logic tx_busy;
11
           logic ready;
12
           logic [7:0] data_out;
13
14
           logic loopback;
15
           logic ready_clr = 1;
16
           uart #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
18
                             test_uart(.data_in(data_in),
19
                                                         .data_en(enable),
20
21
                                                         .clk(clk),
                                                         .tx(loopback),
22
                                                         .tx_busy(tx_busy),
23
                                                         .rx(loopback),
24
                                                         .ready(ready),
25
                                                         .ready_clr(ready_clr),
26
                                                         .led_out(data_out),
27
                                                         .rstn(rstn)
28
                                                         );
29
30
31
           always begin
32
                    #1 clk = clk;
33
           end
34
35
           initial begin
36
                    $dumpfile("testbench.vcd");
37
38
                    $dumpvars(0, testbench);
           rstn <= 1;
39
                    enable <= 1'b0;
40
           #2 rstn <= 0;
                    #2 rstn <= 1;
42
                    #5 enable <= 1'b1;
43
           end
44
45
46
47
           always @(posedge ready) begin
48
```

```
if (data_out != data_in) begin
49
                             $display("FAIL: rx data %x does not match tx %x",
50
                                 data_out, data_in);
            $finish();
51
                    end else begin
52
             if (data_out == 8'b111111111) begin //Check if received data is
53
                 11111111
                                       $display("SUCCESS: all bytes verified");
                                       $finish();
55
                             end
56
57
                             #10 rstn <= 0;
58
                             #2 rstn <= 1;
59
                             data_in <= data_in + 1'b1;</pre>
60
                             enable <= 1'b0;</pre>
61
                             #2 enable <= 1'b1;
62
                    end
63
           end
64
65 endmodule
```

3.4.1 Transmitter Test bench

```
1 'timescale 1ns/1ps
2
3 module transmitter_tb;
           localparam CLOCKS_PER_PULSE = 16, //200_000_000/9600
5
6
           CLK_PERIOD = 10;
           logic clk=0, rstn=0, data_en=1, tx, tx_busy;
9
           reg[7:0] data_in = 8'b10101100;
10
11
           always #1 clk <= ~clk;</pre>
12
13
           transmitter #(
14
           .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) dut (.*);
15
           initial begin
17
                    $dumpfile("dump.vcd"); $dumpvars;
18
                    repeat(2) @(posedge clk) #1;
19
                    rstn = 1;
20
                    data_en = 0;
21
                    repeat(5) @(posedge clk) #1;
22
                    wait(!tx_busy);
23
                    $finish();
24
           end
25
26 endmodule
```

3.4.2 Receiver Test bench

```
timescale 1ns/1ps
module trans_rec_tb;

localparam CLOCKS_PER_PULSE = 4; //200_000_000/9600

localparam CLK_PERIOD = 10;
logic clk=0, rstn=0, data_en=1, tx, tx_busy;
logic ready, ready_clr=1;
```

```
logic[7:0] data_in = 8'b10101100;
11
           logic[7:0] data_out;
12
13
           always #1 clk <= ~clk;</pre>
14
           transmitter #(
16
         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) trans (.*);
17
18
      receiver #(
19
         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) rec (
20
21
         .clk(clk),
         .rstn(rstn),
22
         .ready_clr(ready_clr),
23
         .rx(tx),
24
         .ready(ready),
25
         .data_out(data_out)
26
      );
27
28
           initial begin
29
                    $dumpfile("dump.vcd"); $dumpvars;
                    repeat(2) @(posedge clk) #1;
31
                    rstn <= 1;
32
                    data_en <= 0;
33
                    repeat(5) @(posedge clk) #1;
34
           data_en <= 1;
35
           wait(ready);
36
           repeat(10) @(posedge clk) #1;
37
           data_in <= 8'b00101011;
38
           ready_clr <= 0;
39
           #1 data_en <= 0;
40
           repeat(5) @(posedge clk) #1;
41
           data_en <= 1;
           ready_clr <= 1;</pre>
43
           wait(ready);
           repeat(10) @(posedge clk) #1;
45
                    $finish();
46
47
           end
  endmodule
```

4 Model Sim Simulation and Timing Diagram



Figure 3: Timing Diagram



Figure 4: Zoomed Timing Diagram

5 Pin Planner

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservatio
L clk	Input	PIN_R8	3	B3_N0	PIN_R8	2.5 V		8mA (default)			
Lata_en	Input	PIN_E1	1	B1_N0	PIN_E1	2.5 V		8mA (default)			
L data_in[7]	Input	PIN_B4	8	B8_N0	PIN_B4	2.5 V		8mA (default)			
data_in[6]	Input	PIN_B3	8	B8_N0	PIN_B3	2.5 V		8mA (default)			
in_ data_in[5]	Input	PIN_A3	8	B8_N0	PIN_A3	2.5 V		8mA (default)			
n_ data_in[4]	Input	PIN_A2	8	B8_N0	PIN_A2	2.5 V		8mA (default)			
L data_in[3]	Input	PIN_M15	5	B5_N0	PIN_M15	2.5 V		8mA (default)			
Land data_in[2]	Input	PIN_B9	7	B7_N0	PIN_B9	2.5 V		8mA (default)			
L data_in[1]	Input	PIN_T8	3	B3_N0	PIN_T8	2.5 V		8mA (default)			
in_ data_in[0]	Input	PIN_M1	2	B2_N0	PIN_M1	2.5 V		8mA (default)			
ut led_out[7]	Output	PIN_L3	2	B2_N0	PIN_L3	2.5 V		8mA (default)	2 (default)		
ut led_out[6]	Output	PIN_B1	1	B1_N0	PIN_B1	2.5 V		8mA (default)	2 (default)		
ut led_out[5]	Output	PIN_F3	1	B1_N0	PIN_F3	2.5 V		8mA (default)	2 (default)		
ut led_out[4]	Output	PIN_D1	1	B1_N0	PIN_D1	2.5 V		8mA (default)	2 (default)		
ut led_out[3]	Output	PIN_A11	7	B7_N0	PIN_A11	2.5 V		8mA (default)	2 (default)		
ut led_out[2]	Output	PIN_B13	7	B7_N0	PIN_B13	2.5 V		8mA (default)	2 (default)		
ut led_out[1]	Output	PIN_A13	7	B7_N0	PIN_A13	2.5 V		8mA (default)	2 (default)		
ut led_out[0]	Output	PIN_A15	7	B7_N0	PIN_A15	2.5 V		8mA (default)	2 (default)		
eady ready	Output	PIN_A4	8	B8_N0	PIN_A4	2.5 V		8mA (default)	2 (default)		
- ready_clr	Input	PIN_A5	8	B8_N0	PIN_A5	2.5 V		8mA (default)			
rstn	Input	PIN_J15	5	B5_N0	PIN_J15	2.5 V		8mA (default)			
in_ rx	Input	PIN_D16	6	B6_N0	PIN_D16	2.5 V		8mA (default)			
out tx	Output	PIN_D15	6	B6_N0	PIN_D15	2.5 V		8mA (default)	2 (default)		
tx_busy	Output	PIN_B5	8	B8_N0	PIN_B5	2.5 V		8mA (default)	2 (default)		
< <new node="">></new>											

Figure 5: Pin Planner

References

- [1] Implementation of UART Protocol Using FPGA https://medium.com/@namiwije/implementation-of-uart-protocol-using-fpga-a04d0b3b5bcb
- [2] FPGA Basics https://www.intel.com/content/www/us/en/support/programmable/support-resources/fpga-training/getting-started.html
- [3] UART: A Hardware Communication Protocol Understanding Universal Asynchronous Receiver/Transmitter
 https://www.analog.com/en/resources/analog-dialogue/articles/
 uart-a-hardware-communication-protocol.html
- [4] UART-Implementation-Using-FPGA https://github.com/namiwijeuom/UART-Implementation-Using-FPGA/tree/main
- [5] DEO Nano User Manual https://www.terasic.com.tw/attachment/archive/941/DEO-Nano-SoC_User_manual_rev. DO.pdf