



Department of Electronic & Telecommunication Engineering,
University of Moratuwa, Sri Lanka.

Lab Assignment

Project on UART Implementation

Group 2

Group Members:

210169L	Fernando W.W.R.N.S.
210179R	Gammune D.J.T.
210218M	Herath H.M.S.I.

Submitted in partial fulfillment of the requirements for the module
EN2111 - Electronic Circuit Design

2024/05/07

Contents

1	Introduction	2
2	Block Diagram and Maps	2
3	UART Codes	3
3.1	RTL Code for UART	3
3.2	Transmitter	3
3.3	Receiver	5
3.4	Test Bench	6
3.4.1	Transmitter Test bench	7
3.4.2	Receiver Test bench	7
4	Model Sim Simulation and Timing Diagram	8
5	Pin Planner	9

Abstract

This report details the design and implementation of a UART transceiver on an FPGA platform, encompassing four distinct phases. The first phase involves researching the UART protocol, exploring existing Verilog implementations, and selecting a suitable design that meets the specified requirements. The second phase concentrates on developing a comprehensive testbench in Verilog to verify the functionality of the UART module under various test scenarios, including edge cases and potential error conditions. The third phase focuses on the FPGA implementation of the UART module, integrating it with the necessary logic for data transmission and reception. This phase also covers the simulation, synthesis, and programming of the FPGA board with the final design. Finally, the fourth phase involves testing the UART module's functionality without the use of 7-segment displays or oscilloscope analysis. Emphasis is placed on understanding the theoretical concepts behind the UART protocol, implementing a robust and efficient design, and verifying its functionality through rigorous testing and analysis. Throughout the project, emphasis is placed on understanding the theoretical concepts behind the UART protocol, implementing a robust and efficient design, and verifying its functionality through rigorous testing and analysis. The report provides detailed insights into the design process, implementation strategies, and the challenges encountered during each phase of the project.

1 Introduction

The Universal Asynchronous Receiver/Transmitter (UART) protocol is vital for serial data transmission between devices. This project focuses on implementing a UART transceiver on a Field Programmable Gate Array (FPGA) platform. By leveraging FPGA’s flexibility, developers can tailor UART functionality to specific needs, ensuring seamless integration into diverse systems. FPGA’s parallel processing capabilities enhance performance and efficiency, while its development ecosystem enables rapid prototyping and innovation. In essence, FPGA-based UART solutions combine cutting-edge communication principles with reconfigurable hardware design, driving technological progress across industries.

2 Block Diagram and Maps




Figure 1: Block Diagram




Figure 2: Technology Map

3 UART Codes

3.1 RTL Code for UART

```
1 module uart #(
2     parameter CLOCKS_PER_PULSE = 5208
3 )
4 (
5     input logic [7:0] data_in,
6     input logic data_en,
7     input logic clk,
8     input logic rstn,
9     output logic tx,
10    output logic tx_busy,
11    input logic ready_clr,
12    input logic rx,
13    output logic ready,
14    output logic [7:0] led_out
15 );
16     logic [7:0] data_input;
17     logic [7:0] data_output;
18
19     transmitter #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_tx (
20         .data_in(data_input),
21         .data_en(data_en),
22         .clk(clk),
23         .rstn(rstn),
24         .tx(tx),
25         .tx_busy(tx_busy)
26     );
27
28     receiver #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_rx (
29         .clk(clk),
30         .rstn(rstn),
31         .ready_clr(ready_clr),
32         .rx(rx),
33         .ready(ready),
34         .data_out(data_output)
35     );
36
37     assign data_input = {8'b0, data_in};
38     assign led_out = data_output[7:0];
39
40
41 endmodule
```

3.2 Transmitter

```
1 module transmitter #(
2     parameter CLOCKS_PER_PULSE = 16
3 )
4 (
5     input logic [7:0] data_in,
6     input logic data_en,
7     input logic clk,
8     input logic rstn,
9     output logic tx,
10    output logic tx_busy
11 );
12     enum {TX_IDLE, TX_START, TX_DATA, TX_END} state;
13
14     logic [7:0] data = 8'b0;
```

```

15     logic[2:0] c_bits = 3'b0;
16     logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks = 0;
17
18     always_ff @(posedge clk or negedge rstn) begin
19         if (!rstn) begin
20             c_clocks <= 0;
21             c_bits <= 0;
22             data <= 0;
23             tx <= 1'b1;
24             state <= TX_IDLE;
25         end else begin
26             case (state)
27             TX_IDLE: begin
28                 if (~data_en) begin
29                     state <= TX_START;
30                     data <= data_in;
31                     c_bits <= 3'b0;
32                     c_clocks <= 0;
33                 end else tx <= 1'b1;
34             end
35             TX_START: begin
36                 if (c_clocks == CLOCKS_PER_PULSE-1) begin
37                     state <= TX_DATA;
38                     c_clocks <= 0;
39                 end else begin
40                     tx <= 1'b0;
41                     c_clocks <= c_clocks + 1;
42                 end
43             end
44             TX_DATA: begin
45                 if (c_clocks == CLOCKS_PER_PULSE-1) begin
46                     c_clocks <= 0;
47                     if (c_bits == 3'd7) begin
48                         state <= TX_END;
49                     end else begin
50                         c_bits <= c_bits + 1;
51                         tx <= data[c_bits];
52                     end
53                 end else begin
54                     tx <= data[c_bits];
55                     c_clocks <= c_clocks + 1;
56                 end
57             end
58             TX_END: begin
59                 if (c_clocks == CLOCKS_PER_PULSE-1) begin
60                     state <= TX_IDLE;
61                     c_clocks <= 0;
62                 end else begin
63                     tx <= 1'b1;
64                     c_clocks <= c_clocks + 1;
65                 end
66             end
67             default: state <= TX_IDLE;
68             endcase
69         end
70     end
71     assign tx_busy = (state != TX_IDLE);
72
73 endmodule

```

3.3 Receiver

```
1 module receiver #(
2     parameter CLOCKS_PER_PULSE = 16
3 )
4 (
5     input logic clk,
6     input logic rstn,
7     input logic ready_clr,
8     input logic rx,
9     output logic ready,
10    output logic [7:0] data_out
11 );
12
13    enum {RX_IDLE, RX_START, RX_DATA, RX_END} state;
14
15    logic[2:0] c_bits;
16    logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
17
18    logic[7:0] temp_data;
19    logic rx_sync;
20
21    always_ff @(posedge clk or negedge rstn) begin
22
23        if (!rstn) begin
24            c_clocks <= 0;
25            c_bits <= 0;
26            temp_data <= 8'b0;
27            //data_out <= 8'b0;
28            ready <= 0;
29            state <= RX_IDLE;
30
31        end else begin
32            rx_sync <= rx; // Synchronize the input signal
33                           // using a flip-flop
34
35            case (state)
36            RX_IDLE : begin
37                if (rx_sync == 0) begin
38                    state <= RX_START;
39                    c_clocks <= 0;
40                end
41            end
42            RX_START: begin
43                if (c_clocks == CLOCKS_PER_PULSE/2-1) begin
44                    state <= RX_DATA;
45                    c_clocks <= 0;
46                end else
47                    c_clocks <= c_clocks + 1;
48            end
49            RX_DATA : begin
50                if (c_clocks == CLOCKS_PER_PULSE-1) begin
51                    c_clocks <= 0;
52                    temp_data[c_bits] <= rx_sync;
53                    if (c_bits == 3'd7) begin
54                        state <= RX_END;
55                        c_bits <= 0;
56                    end else c_bits <= c_bits + 1;
57                end else c_clocks <= c_clocks + 1;
58            end
59            RX_END : begin
60                if (c_clocks == CLOCKS_PER_PULSE-1) begin
61                    //data_out <= temp_data;
```

```

61         ready <= 1'b1;
62         state <= RX_IDLE;
63         c_clocks <= 0;
64         end else c_clocks <= c_clocks + 1;
65     end
66     default: state <= RX_IDLE;
67     endcase
68 end
69 end
70 assign data_out = temp_data;
71 endmodule

```

3.4 Test Bench

```

1  `timescale 1ns/1ps
2
3  module testbench();
4
5      localparam CLOCKS_PER_PULSE = 4;
6      logic [7:0] data_in = 8'b00000001;
7      logic clk = 0;
8      logic rstn = 0;
9      logic enable = 1;
10
11      logic tx_busy;
12      logic ready;
13      logic [7:0] data_out;
14
15      logic loopback;
16      logic ready_clr = 1;
17
18      uart #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
19          test_uart(.data_in(data_in),
20                  .data_en(enable),
21                  .clk(clk),
22                  .tx(loopback),
23                  .tx_busy(tx_busy),
24                  .rx(loopback),
25                  .ready(ready),
26                  .ready_clr(ready_clr),
27                  .led_out(data_out),
28                  .rstn(rstn)
29          );
30
31
32      always begin
33          #1 clk = ~clk;
34      end
35
36      initial begin
37          $dumpfile("testbench.vcd");
38          $dumpvars(0, testbench);
39          rstn <= 1;
40          enable <= 1'b0;
41          #2 rstn <= 0;
42          #2 rstn <= 1;
43          #5 enable <= 1'b1;
44      end
45
46
47      always @(posedge ready) begin
48

```

```

49         if (data_out != data_in) begin
50             $display("FAIL: rx data %x does not match tx %x",
                    data_out, data_in);
51         $finish();
52         end else begin
53             if (data_out == 8'b11111111) begin //Check if received data is
                    11111111
54                 $display("SUCCESS: all bytes verified");
55                 $finish();
56             end
57
58             #10 rstn <= 0;
59             #2 rstn <= 1;
60             data_in <= data_in + 1'b1;
61             enable <= 1'b0;
62             #2 enable <= 1'b1;
63         end
64     end
65 endmodule

```

3.4.1 Transmitter Test bench

```

1  `timescale 1ns/1ps
2
3  module transmitter_tb;
4
5      localparam CLOCKS_PER_PULSE = 16, //200_000_000/9600
6
7      CLK_PERIOD = 10;
8      logic clk=0, rstn=0, data_en=1, tx, tx_busy;
9
10     reg[7:0] data_in = 8'b10101100;
11
12     always #1 clk <= ~clk;
13
14     transmitter #(
15         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) dut (.*);
16
17     initial begin
18         $dumpfile("dump.vcd"); $dumpvars;
19         repeat(2) @(posedge clk) #1;
20         rstn = 1;
21         data_en = 0;
22         repeat(5) @(posedge clk) #1;
23         wait(!tx_busy);
24         $finish();
25     end
26 endmodule

```

3.4.2 Receiver Test bench

```

1  `timescale 1ns/1ps
2
3  module trans_rec_tb;
4
5      localparam CLOCKS_PER_PULSE = 4; //200_000_000/9600
6
7      localparam CLK_PERIOD = 10;
8      logic clk=0, rstn=0, data_en=1, tx, tx_busy;
9      logic ready, ready_clr=1;
10

```



```

11     logic[7:0] data_in = 8'b10101100;
12     logic[7:0] data_out;
13
14     always #1 clk <= ~clk;
15
16     transmitter #(
17         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) trans (.*);
18
19     receiver #(
20         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) rec (
21         .clk(clk),
22         .rstn(rstn),
23         .ready_clr(ready_clr),
24         .rx(tx),
25         .ready(ready),
26         .data_out(data_out)
27     );
28
29     initial begin
30         $dumpfile("dump.vcd"); $dumpvars;
31         repeat(2) @(posedge clk) #1;
32         rstn <= 1;
33         data_en <= 0;
34         repeat(5) @(posedge clk) #1;
35         data_en <= 1;
36         wait(ready);
37         repeat(10) @(posedge clk) #1;
38         data_in <= 8'b00101011;
39         ready_clr <= 0;
40         #1 data_en <= 0;
41         repeat(5) @(posedge clk) #1;
42         data_en <= 1;
43         ready_clr <= 1;
44         wait(ready);
45         repeat(10) @(posedge clk) #1;
46         $finish();
47     end
48 endmodule

```

4 Model Sim Simulation and Timing Diagram




Figure 3: Timing Diagram




Figure 4: Zoomed Timing Diagram

5 Pin Planner

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
in clk	Input	PIN_R8	3	B3_NO	PIN_R8	2.5 V		8mA (default)			
in data_en	Input	PIN_E1	1	B1_NO	PIN_E1	2.5 V		8mA (default)			
in data_in[7]	Input	PIN_B4	8	B8_NO	PIN_B4	2.5 V		8mA (default)			
in data_in[6]	Input	PIN_B3	8	B8_NO	PIN_B3	2.5 V		8mA (default)			
in data_in[5]	Input	PIN_A3	8	B8_NO	PIN_A3	2.5 V		8mA (default)			
in data_in[4]	Input	PIN_A2	8	B8_NO	PIN_A2	2.5 V		8mA (default)			
in data_in[3]	Input	PIN_M15	5	B5_NO	PIN_M15	2.5 V		8mA (default)			
in data_in[2]	Input	PIN_B9	7	B7_NO	PIN_B9	2.5 V		8mA (default)			
in data_in[1]	Input	PIN_T8	3	B3_NO	PIN_T8	2.5 V		8mA (default)			
in data_in[0]	Input	PIN_M1	2	B2_NO	PIN_M1	2.5 V		8mA (default)			
out led_out[7]	Output	PIN_L3	2	B2_NO	PIN_L3	2.5 V		8mA (default)	2 (default)		
out led_out[6]	Output	PIN_B1	1	B1_NO	PIN_B1	2.5 V		8mA (default)	2 (default)		
out led_out[5]	Output	PIN_F3	1	B1_NO	PIN_F3	2.5 V		8mA (default)	2 (default)		
out led_out[4]	Output	PIN_D1	1	B1_NO	PIN_D1	2.5 V		8mA (default)	2 (default)		
out led_out[3]	Output	PIN_A11	7	B7_NO	PIN_A11	2.5 V		8mA (default)	2 (default)		
out led_out[2]	Output	PIN_B13	7	B7_NO	PIN_B13	2.5 V		8mA (default)	2 (default)		
out led_out[1]	Output	PIN_A13	7	B7_NO	PIN_A13	2.5 V		8mA (default)	2 (default)		
out led_out[0]	Output	PIN_A15	7	B7_NO	PIN_A15	2.5 V		8mA (default)	2 (default)		
out ready	Output	PIN_A4	8	B8_NO	PIN_A4	2.5 V		8mA (default)	2 (default)		
in ready_clr	Input	PIN_A5	8	B8_NO	PIN_A5	2.5 V		8mA (default)			
in rstn	Input	PIN_J15	5	B5_NO	PIN_J15	2.5 V		8mA (default)			
in rx	Input	PIN_D16	6	B6_NO	PIN_D16	2.5 V		8mA (default)			
out tx	Output	PIN_D15	6	B6_NO	PIN_D15	2.5 V		8mA (default)	2 (default)		
out tx_busy	Output	PIN_B5	8	B8_NO	PIN_B5	2.5 V		8mA (default)	2 (default)		
<<new node>>											

Figure 5: Pin Planner

References

- [1] Implementation of UART Protocol Using FPGA
<https://medium.com/@namiwiye/implementation-of-uart-protocol-using-fpga-a04d0b3b5bcb>
- [2] FPGA Basics
<https://www.intel.com/content/www/us/en/support/programmable/support-resources/fpga-training/getting-started.html>
- [3] UART: A Hardware Communication Protocol Understanding Universal Asynchronous Receiver/-Transmitter
<https://www.analog.com/en/resources/analog-dialogue/articles/uart-a-hardware-communication-protocol.html>
- [4] UART-Implementation-Using-FPGA
<https://github.com/namiwiyeuom/UART-Implementation-Using-FPGA/tree/main>
- [5] DE0 Nano User Manual
https://www.terasic.com.tw/attachment/archive/941/DE0-Nano-SoC_User_manual_rev.D0.pdf