# ELEC 374: MiniSRC CPU Project

Phase 2 Report

Group 4

Jacob Chisholm (20335775)

Hendrix Gryspeerdt (21hgg3)

Luke Strickland (21laps1)

"We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material".

# **Table of Contents**

Table of Contents	2
Test Benches	3
Memory Instructions	9
Memory Instruction Code	10
Load Instruction Demo	10
Store Instruction Demo	11
ALU Immediate Instructions	11
Add Immediate Demo	12
OR Immediate Instruction	12
AND Immediate Instruction	13
Branch Instructions	13
Branch on Zero	18
Branch on Non-Zero	18
Branch on Positive	19
Branch on Negative	19
Jump Instructions	19
Jump and Link (JAL)	19
Jump from Register	20
Procedure Call Simulation	20
Special Instructions	21
Port Instructions	23

#### **Test Benches**

All test benches were simulated using an instruction decode unit. This allows the simulations of several instructions to be sequenced and easily simulated using a series of verilog define macros. The test bench code is shown below:

```
module Control (
   iClk, nRst, iRdy,
   oPipe nRst,
   oPC nRst, oPC en, oPC tmpEn, oPC load, oPC offset,
   oRF Write,
   oALU Ctrl, oRA en, oRB en,
   iJ zero, iJ nZero, iJ pos, iJ neg,
   OMUX BIS, OMUX RZHS, OMUX WBM, OMUX MAP, OMUX ASS, OMUX WBP, OMUX WBE,
   oTmm32
);
input wire iClk, nRst, iRdy;
```

```
input wire [31:0] iMemData;
output wire oMemRead, oMemWrite;
// Pipe Control
output wire oPipe nRst;
// Program Counter Control
output wire oPC_nRst, oPC_en, oPC_tmpEn, oPC_load, oPC_offset;
// Register File Control
output wire oRF Write;
output wire [3:0] oRF AddrA, oRF AddrB, oRF AddrC;
// Write Back Register Control
output wire oRWB en;
// ALU Control
output wire [3:0] oALU Ctrl;
output wire oRA en, oRB en;
output wire oRZH en, oRZL en, oRAS en;
// Jump Feedback
input wire iJ zero, iJ nZero, iJ pos, iJ neg;
// External Port Enable
output wire oREP en;
// Multiplexers
output wire oMUX BIS, oMUX RZHS, oMUX WBM, oMUX MAP, oMUX ASS, oMUX WBP,
oMUX WBE;
// Imm32 Output
output wire [31:0] oImm32;
// Step Counter
reg [5:1] Cycle;
wire IR en;
wire [31:0] IR out;
wire [3:0] ID RA, ID RB, ID RC;
wire [4:0] ID_OpCode;
wire [31:0] ID imm32, ID BRD;
wire [1:0] ID BRC;
wire OP_LD, OP_LI, OP_ST, OP_ADD, OP_SUB, OP_AND,
```

```
wire OP ADDI, OP ANDI, OP ORI, OP DIV, OP MUL, OP NEG, OP NOT;
wire OP BRx;
wire OP JAL, OP JFR, OP IN, OP OUT, OP MFL, OP MFH;
wire OP NOP, OP HLT;
// (Useful for data path MUX Assignments)
wire OPF R, OPF I, OPF B, OPF J, OPF M;
// Branch Conditional Wires
wire BR ZERO, BR NZRO, BR POS, BR NEG;
wire BR TRUE;
// Assign Cycle
always @(posedge iClk or negedge nRst)
begin
   if(!nRst)
       Cycle = 5'b00001;
        if(iRdy) Cycle = {Cycle[4:1], Cycle[5]};
end
assign IR en = Cycle[1];
REG32 IR(.iClk(iClk), .nRst(nRst), .iEn(IR en), .iD(iMemData),
.oQ(IR out));
Decode decoder(
    .oRb(ID RB),
    .oCode(ID OpCode),
```

```
.oBRD(ID BRD),
   .oBRC(ID BRC)
);
assign OP ADD = (ID OpCode == `ISA ADD);
assign OP SUB = (ID OpCode == `ISA SUB);
assign OP AND = (ID OpCode == `ISA AND);
assign OP OR = (ID OpCode == `ISA OR);
assign OP \overline{ROR} = (ID OpCode == \overline{SAROR});
assign OP ROL = (ID OpCode == `ISA ROL);
assign OP SRL = (ID OpCode == `ISA SRL);
assign OP SRA = (ID OpCode == `ISA SRA);
assign OP SLL = (ID OpCode == `ISA SLL);
// Opcode Format Wire (Useful for data path MUX Assignments)
assign OPF R = (OP ADD || OP SUB || OP AND || OP OR || OP ROR || OP ROL
|| OP SRL || OP SRA || OP SLL);
// Assign I-Format Wires
assign OP LD = (ID OpCode == `ISA LD);
assign OP LI = (ID OpCode == `ISA LI);
assign OP ST = (ID OpCode == `ISA ST);
assign OP ADDI = (ID OpCode == `ISA ADDI);
assign OP ANDI = (ID OpCode == `ISA ANDI);
assign OP ORI = (ID OpCode == `ISA ORI);
assign OP DIV = (ID OpCode == `ISA DIV);
assign OP MUL = (ID OpCode == `ISA MUL);
assign OP NEG = (ID OpCode == `ISA NEG);
assign OP NOT = (ID OpCode == `ISA NOT);
// Opcode Format Wire (Useful for data path MUX Assignments)
|| OP DIV || OP MUL || OP NEG || OP NOT);
// Assign B-Format Wires
assign OP BRx = (ID OpCode == `ISA BRx);
// Opcode Format Wire (Useful for data path MUX Assignments)
assign OPF B = OP BRx;
// Assign J-Format Wires
assign OP_JAL = (ID_OpCode == `ISA_JAL);
```

```
assign OP JFR = (ID OpCode == `ISA JFR);
assign OP IN = (ID OpCode == `ISA IN);
assign OP OUT = (ID OpCode == `ISA OUT);
assign OP MFL = (ID OpCode == `ISA MFL);
assign OP MFH = (ID OpCode == `ISA MFH);
// Opcode Format Wire (Useful for data path MUX Assignments)
assign    OPF    J = (OP    JAL    || OP    JFR    || OP    MFL    || OP    MFH    || OP    IN    || OP    OUT);
// Assign M-Format Wires
assign OP NOP = (ID OpCode == `ISA NOP);
assign OP HLT = (ID OpCode == `ISA HLT);
// Opcode Format Wire (Useful for data path MUX Assignments)
assign OPF M = (OP NOP || OP HLT);
assign BR ZERO = (ID BRC == `ISA BR ZERO) && iJ zero;
assign BR NZRO = (ID BRC == `ISA BR NZRO) && iJ nZero;
assign BR POS = (ID BRC == `ISA BR POSI) && iJ pos;
assign BR NEG = (ID BRC == `ISA BR NEGA) && iJ neg;
assign BR TRUE = (BR ZERO || BR NZRO || BR POS || BR NEG) && OP BRx;
assign oPipe nRst = nRst;
assign oPC nRst = nRst;
// PC Load Enable
assign oPC en = Cycle[1] || (Cycle[3] && (BR TRUE || OP JAL || OP JFR));
assign oPC tmpEn = Cycle[1];
// PC Jump Enable
assign oPC offset = Cycle[3] && BR TRUE;
assign oPC_load = Cycle[3] && (OP_JFR || OP_JAL);
// Register File Control Signals
assign oRF Write = Cycle[5] && ((OPF R && ~OP ST) || (OPF I && ~OP DIV &&
~OP MUL) || OP MFH || OP MFL || OP JAL || OP IN);
```

```
assign oRF_AddrA = (OPF_R | OPF_I) ? ID_RB :
// RB is dependent on ISA type, use RO if RB is not specified
assign oRF AddrB = (OPF I | OPF B | OPF J) ? ID RA :
assign oRF AddrC = (OP JAL) ? 4'hF : ID RA;
assign oRWB en = 1'b1;
// ALU Control Signals Also, this should be renamed to "Ctrl" like the key
on the keyboard.
assign oALU Ctrl = (OP ADD || OP ADDI) ? `CTRL ALU ADD :
                    (OP SUB)
                    (OP SLL)
                    (OP SRA)
                    (OP ROR)
                    (OP ROL)
                    (OP NOT)
                    (OP NEG)
not remove the (OP ADD || OP ADDI) ?
assign oRA en = 1'b1;
assign oRB en = 1'b1;
// ALU Result High Load EN
assign oRZH en = 1'b1;
```

```
assign oRZL en = 1'b1;
assign oRAS en = (OP DIV || OP MUL);
assign oREP en = OP OUT && Cycle[4];
assign oMUX BIS = OPF I && ~(OP DIV || OP MUL);
assign oMUX RZHS = (OP MFH);
assign oMUX WBM = (OP LD || OP LI);
// assign oMUX MA = Cycle[1];
assign oMUX MAP = ~((OP LD || OP ST || OP LI) && Cycle[4]);
// ALU Storage Select
assign oMUX ASS = (OP MFL || OP MFH);
// Write Back Program Counter Select
assign oMUX WBP = OP JAL;
assign oMUX WBE = OP IN;
assign oImm32 = OP BRx ? ID BRD : ID imm32;
// Memory Read/Write Signals
assign oMemRead = Cycle[1] || (Cycle[4] && (OP LD || OP LI));
assign oMemWrite = Cycle[4] && OP ST;
endmodule
```

# Memory Instructions

The CPU specification document details two load instructions. As an extension to the MiniSRC processor, register zero was tied into logic level zero. Thus, the ldi instruction is redundant and only the ld instruction has been implemented.

### Memory Instruction Code

Rather than using a bus design, the extended MiniSRC utilizes a 5 stage pipeline. Thus, the only required addition to support load and store instruction is an expansion on the write back multiplexer.


#### Load Instruction Demo

To demonstrate the load instruction operation, the following instruction was simulated.

```
// Initialize Data Memory
d_mem[0] = 32'd2;
d_mem[1] = 32'd1;

// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
```

Based on the memory multiplexer, address 20 corresponds to data memory address 0.




As seen in the above simulation, 55 was loaded into register 1.

#### Store Instruction Demo

To test the store instruction, a series of instructions were simulated before storing the result back to memory. In this series, 55 is loaded out of memory, 5 is added to it, then it is divided by 1. Afterwards, both the high and low registers of the division are written back to memory.

```
// mfh r3
i_mem[4] = `INS_J(`ISA_MFH, 4'd3);
// st r3, 2(r0)
i_mem[5] = `INS_I(`ISA_ST, 4'd3, 4'd0, 19'd2);
// mfl r3
i_mem[6] = `INS_J(`ISA_MFL, 4'd3);
// st r3, 2(r0)
i_mem[7] = `INS_I(`ISA_ST, 4'd3, 4'd0, 19'd3);
```



As expected, the store instruction returned a result of 60 followed by a result of 0. Additionally, the values were written to the correct addresses.

```
# Write addr: 2 data: 60
# Write addr: 3 data: 0
```

### ALU Immediate Instructions

ALU Immediate instructions are handled in the same way as typical ALU instructions. However, the second ALU input is switched to the immediate input using the following multiplexer.


```
// ALU Input Multiplexers
assign ALU_iA = RA_out;
assign ALU_iB = iMUX_BIS ? iImm32 : RB_out;
```

#### Add Immediate Demo

The following code sample was simulated on the processor to confirm the correctness of the ADDI instruction:

```
// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
// addi r1, r1, 5
i_mem[1] = `INS_I(`ISA_ADDI, 4'd1, 4'd1, 19'd5);
```

The following image shows the addi waveform, immediately following the load.




As expected, the value stored in R1 by the load instruction is loaded as the first ALU input, the immediate value is loaded as the second value, and the result is written back to R1.

#### **OR Immediate Instruction**

In addition to the add immediate instruction, the or immediate instruction was also tested using the following code:

```
// ori r1, r1, 12
i_mem[0] = `INS_I(`ISA_ORI, 4'd1, 4'd1, 19'd12);
```




#### **AND Immediate Instruction**

Finally, the and immediate instruction was tested:

```
// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
// andi r1, r1, 50
i_mem[1] = `INS_I(`ISA_ANDI, 4'd1, 4'd1, 19'd50);
```

The simulation is shown after the completion of the load instruction:



### **Branch Instructions**

Branch decisions are done in the ID (Instruction Decoding) stage of the pipeline using the following branch logic.

```
// Jump Outputs
// RB is linked to RA in the ISA
assign oJ_zero = (RF_oRegB == 32'd0);
assign oJ_nZero = |RF_oRegB;
assign oJ_pos = ~RF_oRegB[31] && oJ_nZero;
assign oJ_neg = RF_oRegB[31] && oJ_nZero;
```

```
// Assign Branch Wires
// iJ_xxx based on RF_RB in data path
assign BR_ZERO = (ID_BRC == `ISA_BR_ZERO) && iJ_zero;
assign BR_NZRO = (ID_BRC == `ISA_BR_NZRO) && iJ_nZero;
assign BR_POS = (ID_BRC == `ISA_BR_POSI) && iJ_pos;
assign BR_NEG = (ID_BRC == `ISA_BR_NEGA) && iJ_neg;
assign BR_TRUE = (BR_ZERO || BR_NZRO || BR_POS || BR_NEG) && OP_BRx;
```

If the branch outcome is true, the following signals are asserted within the program counter, causing it to calculate the counter position for the next instruction by adding the offset immediate value to itself to value instead of incrementing.

```
// Program Counter Control Signals
// PC Reset (Should only be reset on CPU reset)
assign oPC_nRst = nRst;
// PC Load Enable
assign oPC_en = Cycle[1] || (Cycle[3] && (BR_TRUE || OP_JAL || OP_JFR));
// PC Jump Enable
assign oPC_offset = Cycle[3] && BR_TRUE;
assign oPC_load = Cycle[3] && (OP_JFR || OP_JAL);
```

The test bench code for testing these instructions is shown below.


```
`timescale 1ns/1ps
     `include "../../Control/ISA.vh"
     `include "../../constants.vh"
     `include "../sim_ISA.vh"
     module sim LAB2 BRx();
     parameter SA = `START_PC_ADDRESS;
     `define BRANCH_OFFSET 27
     `define N_instructions (13+`BRANCH_OFFSET*4*4 + 1)
11
     wire Clk;
12
     reg nRst = 1'b0;
13
     ClockGenerator cg(
15
         .nRst(nRst),
         .oClk(Clk)
17
     );
     wire mem_read, mem_write;
     wire [31:0] proc mem out, proc mem addr;
     reg [31:0] proc mem in;
21
22
     reg [31:0] i_mem[0:`N_instructions];
23
     reg [31:0] d_mem[0:255];
     wire [31:0] oPort;
25
     Processor proc(
         .iClk(Clk),
         .nRst(nRst),
         .oMemAddr(proc_mem_addr),
29
         .oMemData(proc mem out),
         .iMemData(proc_mem_in),
         .iMemRdy(1'b1),
         .oMemRead(mem_read),
         .oMemWrite(mem write)
         // ,.iPort(0)
         // ,.oPort(oPort)
     );
```

```
// branch not taken
    i_mem[7+`BRANCH_OFFSET*4*2] = `INS_B(`ISA_BRx, 4'd1, `ISA_BR_POSI, 19'd`BRANCH_OFFSET);
    i_mem[8+`BRANCH_OFFSET*4*2] = `INS_I(`ISA_ADDI, 4'd1, 4'd0, 19'd1);
    i_mem[9+`BRANCH_OFFSET*4*2] = `INS_B(`ISA_BRx, 4'd1, `ISA_BR_POSI, 19'd`BRANCH_OFFSET);
    // instruction should get ignored
    i_mem[10+`BRANCH_OFFSET*4*2] = `INS_I(`ISA_ADDI, 4'd1, 4'd0, 19'hBAD);
    // branch not taken
    i_mem[10+`BRANCH_OFFSET*4*3] = `INS_B(`ISA_BRx, 4'd1, `ISA_BR_NEGA, 19'd`BRANCH_OFFSET);
    i_mem[11+`BRANCH_OFFSET*4*3] = `INS_I(`ISA_ADDI, 4'd1, 4'd0, -19'd1);
    // branch taken
    i_mem[12+`BRANCH_OFFSET*4*3] = `INS_B(`ISA_BRx, 4'd1, `ISA_BR_NEGA, 19'd`BRANCH_OFFSET);
    // instruction should get ignored
    i_mem[13+`BRANCH_OFFSET*4*3] = `INS_I(`ISA_ADDI, 4'd1, 4'd0, 19'hBAD);
    i_mem[13+`BRANCH_OFFSET*4*4] = `INS_J(`ISA_JFR, 4'd0);
   #1
    nRst = 1'b1;
end
```

In this scenario, the program counter is set to increment by 1 word per instruction, and memory is only word addressable in this test bench. However, the implementation of the branch instruction calculates the program counter offset based on 4 times the immediate value to account for when the memory is byte addressable and the program counter increments by 4


bytes per instruction. To address this, minor adjustments were made to the memory layout of the instructions for this test bench.

#### Branch on Zero




As you can see, the successful branch of the second brzr instruction causes the program counter to arrive at memory address 3+1+27\*4 = 112 at the location of the first branch on non-zero instruction.

#### Branch on Non-Zero




As you can see in the waveform, the branch on Non-Zero does not offset the program counter when R1 contains the value 0. However, after R1 is set to the value -1, then the branch on does occur, offsetting the program counter to memory address 7+27\*4\*2=223 which is the address of the first branch on positive instruction.

#### Branch on Positive



As you can see, when the value of register R1 contained positive 1, the branch on positive offset the program counter to memory address 10+27\*4\*3=334 to the first branch on negative instruction.

## **Branch on Negative**




Finally, the brmi instruction successfully offsets the program counter to memory address 13+27\*4\*4=445 where the jump from register instruction then returns the flow of execution to the beginning again.

# Jump Instructions

## Jump and Link (JAL)


Fundamentally, the jump and link instruction is identical to the branch instruction. However, when a jump and link instruction is detected, the program counter must be written back to R15. The functional simulation of the jump and link is shown below.

```
// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
// jal r1
i_mem[1] = `INS_J(`ISA_JAL, 4'd1);
```



# Jump from Register

In the following functional simulation, the Jump from Register instruction was used to jump back to the first instruction.




As seen in the above simulation, after the jump from register instruction completes, the next instruction is read from address 0.

#### **Procedure Call Simulation**

The following simulation loads the address of the return instruction into R1. Afterwards, it uses the JAL instruction to move to the procedure call containing only the return instruction.

```
// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
// jal r1
i_mem[1] = `INS_J(`ISA_JAL, 4'd1);
// jfr ra
i_mem[4] = `INS_J(`ISA_JFR, 4'hF);
```

In the functional simulation shown below, the JFR returns to the address immediately after the JAL instruction.



Note that the address after the jump instruction contains no meaningful instruction encoding. Thus the undefined behavior occurring at the end of the simulation is expected.

# **Special Instructions**

Special instructions include the move from low and move from high instructions used to pull from the ALU low and high registers. To test these instructions, the following sample code was used:

```
// Initialize Data Memory
d_{mem}[0] = 32'd55;
d_{mem}[1] = 32'd1;
// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
i_mem[1] = `INS_I(`ISA_ADDI, 4'd1, 4'd1, 19'd5);
// ld r2, 1(r0)
i_mem[2] = `INS_I(`ISA_LD, 4'd2, 4'd0, 19'd21);
i_mem[3] = `INS_I(`ISA_DIV, 4'd2, 4'd1, 19'd0);
i_mem[4] = `INS_J(`ISA_MFH, 4'd3);
// st r3, 2(r0)
i_mem[5] = `INS_I(`ISA_ST, 4'd3, 4'd0, 19'd2);
i_mem[6] = `INS_J(`ISA_MFL, 4'd3);
// st r3, 2(r0)
i_mem[7] = `INS_I(`ISA_ST, 4'd3, 4'd0, 19'd3);
// jmp to beginning
i_mem[8] = `INS_J(`ISA_JFR, 4'd0);
```

The following simulation shows the waveforms for the move from high instruction.

∳ iClk	St0							Л	
👍 oMemRead	St0					┐			
🧆 oMemWrite	St1								
<u>→</u> iMemData	-805306368	(-9.	(-805)	306368	29	(-805	306368		
<b>- →</b> oMemData	60	1		(0		60			
<b>-</b> → oMemAddr	2	4	(5			6		2	ζ6
■→  iRF_AddrA	0	1	(3			(0			
■→  iRF_AddrB	3	2	(3			(3			
■→  iRF_AddrC	3	2	(3						
<b>±</b> –♦ RF_oRegA	0	60	(0		(60	0			
<b>±</b> −♦ RF_oRegB	60	1	(0		(60	60			
<b>II</b> - <b>♦</b> RF_iRegC	62	0		(60			(0	62	(2
<b>II</b> -  → ALU_iA	0	60		(0		60	(0		
<b>II</b> -	2	1	(1	(0		2			
<b>II</b> → iImm32	2	0				2			
→ oPC_tmp	6	4	(5			6			
	6	4	(5			(6			

Finally, the results written to memory are displayed in the console. A screenshot is shown below:

```
VSIM 40> run 800ns
# Write addr: 2 data: 60
# Write addr: 3 data: 0
```

### Port Instructions

In addition to memory, the processor also contains a single port mapped IO interface. The following simulation reads and writes to the port.

```
// Initialize Data Memory
d_mem[0] = 32'd55;
d_mem[1] = 32'd1;

// ld r1, 0(r0)
i_mem[0] = `INS_I(`ISA_LD, 4'd1, 4'd0, 19'd20);
// addi r1, r1, 5
i_mem[1] = `INS_I(`ISA_ADDI, 4'd1, 4'd1, 19'd5);
// in r5
i_mem[2] = `INS_J(`ISA_IN, 4'd5);
// out r1
i_mem[3] = `INS_J(`ISA_OUT, 4'd1);
```

As seen in the following simulation, the result of the addi instruction appears on the output link of the port. Additionally, the value fixed to the input link of the port is loaded into register 5.

∳ iClk	St1	
oMemRead	St1	
🔩 oMemWrite	St0	
<b>⊥</b> -	x	(
<b>⊥</b> - <b>♦</b> oMemData	60	(0
<b>⊥</b> - <b>∕</b> oMemAddr	4	(0)(1 (20)(1 )(2 )(3 )(4
<u>II</u> → iRF_AddrA	1	(0 )
<b>II</b> -  iRF_AddrB	1	(0 X1 X5 X1
<u>II</u> →  iRF_AddrC	1	(0 X1 X5 X1
<b>±</b> – <b>→</b> RF_oRegA	60	(0 X55 X60 X0 X123 X60
<b>±</b> – <b>→</b> RF_oRegB	60	(0 X55 X60 X0 X123 X60
<b>II</b> - <b>→</b> RF_iRegC	120	(83 X-805306368 X55 X-8 X16 X20 X5 X60 X123 X0 X246 X120
<b>III</b> — ◆ ALU_iA	60	(0 ) (55 ) (60 ) (0 ) (123 ) (60
<b>III</b> - <b>→</b> ALU_iB	60	(0 )(20 )
<u> </u>	0	(0 )(20 )
	4	(0 )(1 )(2 )(3 )(4
<b>II</b> I-	4	(0 )(1 )(2 )(3 )(4
<b>II</b> - <b>♦</b> oPORT	60	(0 ),60
<b>I</b> PORT iPORT	123	(123