# ELEC 374: MiniSRC CPU Project Phase 3 Report

Group 4

Presented by:

Jacob Chisholm (21jc138)

Hendrix Gryspeerdt (21hgg3)

Luke Strickland (21laps1)

Date: 2025-02-20

"We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material".

### **Table of Contents**

Test Bench	1
Functional Simulation with Memory	4
Control Unit Code	11
List of Figures	
Figure 1: Opcode signatures defined	1
Figure 2: Test bench code part 1	
Figure 3:Test bench code part 2	
Figure 4: Instructions with PC 00-06	
Figure 5: Instructions with PC 07-11	
Figure 6: Instructions with PC 12-18	
Figure 7: Instructions with PC 19-1f	
Figure 8: Instructions with PC 20-26	7
Figure 9: Instructions with PC 25-b9 including jump	7
Figure 10: Instructions with PC b9-2b including jump	8
Figure 11: Memory contents before execution	9
Figure 12: Memory contents after execution	10
Figure 13: Control unit code part 1	11
Figure 14: Control unit code part 2	12
Figure 15: Control unit code part 4	13
Figure 16: Control unit code part 5	14
Figure 17: Control unit code part 6	15
Figure 18: Control unit code part 7	15
Figure 19: Control unit code part 8	16
Figure 20: Decode module code	17
Figure 21: Implementation of control unit in the processor	18

#### Test Bench

Figure 1 shows the definitions of the opcode signatures. This is done to reduce the work when coding the control unit and the test bench and make it more readable in general, which help with debugging.

```
define ISA ADD 5'b00011
define ISA_SUB 5'b00100
define ISA_AND 5'b00101
`define ISA_OR 5'b00110
define ISA_ROR 5'b00111
define ISA_ROL 5'b01000
define ISA SRL 5'b01001
define ISA_SRA 5'b01010
`define ISA_SLL 5'b01011
define ISA LD 5'b00000
define ISA_LI 5'b00001
define ISA_ST 5'b00010
define ISA_ADDI 5'b01100
define ISA_ANDI 5'b01101
define ISA_ORI 5'b01110
define ISA_DIV 5'b01111
`define ISA_MUL 5'b10000
`define ISA_NEG 5'b10001
define ISA_NOT 5'b10010
define ISA_BRx 5'b10011
define ISA JAL 5'b10100
define ISA_JFR 5'b10101
`define ISA_IN 5'b10110
`define ISA_OUT 5'b10111
define ISA_MFL 5'b11000
`define ISA_MFH 5'b11001
define ISA NOP 5'b11010
define ISA_HLT 5'b11011 // internally implemented by preventing the step counter from incrementing in the control unit.
define ISA_BR_ZERO 2'b00
define ISA_BR_NZRO 2'b01
define ISA_BR_POSI 2'b10
define ISA_BR_NEGA 2'b11
```

Figure 1: Opcode signatures defined

Figure 2 and Figure 3 show the entirety of the test bench code that runs the specified program for phase 3 of the project. The test bench places all necessary instructions into memory and then simulates the processor as normal.

Figure 2: Test bench code part 1

```
initial begir
         // Initialize memory locations 0x54 and 0x92 with the 32-bit hexadecimal values 0x97 and 0x46, respectively.
         mem[8'h54] = 32'h97;
        mem[8'h92] = 32'h46;
       mem[8'h00] = 'INS_I('ISA_ADDI, 4'd3, 4'd0, 19'h65); // 1di R3, 0x65; R3 = 0x65 // addi R3, R3, 9 x65; R3 = 0x65

mem[8'h01] = 'INS_I('ISA_ADDI, 4'd3, 4'd3, 19'h3); // 1di R3, 3(R3); R3 = 0x68 // addi R3, R3, 3; R3 = 0x68

mem[8'h02] = 'INS_I('ISA_LD, 4'd2, 4'd0, 19'h54); // 1di R2, 0x54; R2 = (0x54) = 0x97

mem[8'h03] = 'INS_I('ISA_ADDI, 4'd2, 4'd2, 19'd1); // 1di R2, 1(R2); R2 = 0x98

mem[8'h04] = 'INS_I('ISA_LD, 4'd3, 4'd2, -19'd6); // 1di R3, -6(R2); R0 = (0x92) = 0x46 // 1di R9, -6(R2); R9 = (0x92) = 0x46

mem[8'h06] = 'INS_I('ISA_ADDI, 4'd3, 4'd0, 19'h57); // 1di R3, 0x57; R3 = 0x57

mem[8'h06] = 'INS_I('ISA_BRX, 4'd3, 'ISA_BR_NEGA, 19'd3); // brmi R3, 3; continue with the next instruction (will not branch)

mem[8'h08] = 'INS_I('ISA_ADDI, 4'd3, 4'd3, 19'd6); // 1di R3, 3(R3); R3 = 0x57
                                         `INS_I(`ISA_LD, 4'd4, 4'd3, -19'd6); // ld R4, -6(R3); R4 = (0x5A - 6) = 0x97
        mem[8'h09] =
                                         `INS_M(`ISA_NOP);
                                         'INS_B('ISA_BRx, 4'd4, 'ISA_BR_POSI, 19'd1); // brpl R4, 2 ; continue with the instruction at "target" (will branch) // brpl
        mem[8'h0C] = `INS_I(`ISA_ADDI, 4'd6, 4'd3, 19'd7); // ldi R6, 7(R3); this instruction will not execute mem[8'h0D] = `INS_I(`ISA_ADDI, 4'd5, 4'd6, -19'd4); // ldi R5, -4(R6); this instruction will not execute
         mem[8'h0E] =
        mem[8'h0F] = `INS_M(`ISA_NOP);
       mem[8'h0f] = 'INS_R('ISA_ROP);
mem[8'h10] = 'INS_R('ISA_ADD, 4'd3, 4'd3, 4'd1); // add R3, R3, R1; R3 = 0x5D
mem[8'h11] = 'INS_I('ISA_ADDI, 4'd4, 4'd4, 19'd2); // addi R4, R4, 2; R4 = 0x99
mem[8'h12] = 'INS_I('ISA_ROE, 4'd4, 4'd4, 19'd0); // not R4, R4; R4 = 0xFFFFFF67
mem[8'h13] = 'INS_I('ISA_ROE, 4'd4, 4'd4, 19'd0); // not R4, R4; R4 = 0x98
mem[8'h14] = 'INS_I('ISA_ROE, 4'd4, 4'd4, 19'hF); // andi R4, R4, 0xF; R4 = 8
mem[8'h15] = 'INS_R('ISA_ROE, 4'd2, 4'd9, 4'd1); // ror R2, R0, R1; R2 = 0xC0000008 // ror R2, R9, R1; R2 = 0xC0000008
mem[8'h16] = 'INS_I('ISA_SOE, 4'd2, 4'd4, 4'd4); // shra R2, R4, R3; R2 = 0xC000000F
mem[8'h17] = 'INS_R('ISA_SOE, 4'd2, 4'd4, 4'd1); // shra R2, R4, R3; R2 = 0xF8000001
       mem[8*h17] = `INS_R(`ISA_SRA, 4'd2, 4'd4), 4'd1); // shra R2, R4, R1; R2 = 0xF8000001
mem[8*h18] = `INS_R(`ISA_SRA, 4'd3, 4'd3, 4'd1); // shr R3, R3, R1; R3 = 0xB
mem[8*h19] = `INS_I(`ISA_SR, 4'd3, 4'd0, 19'h92); // st 0x92, R3; (0x92) = 0xB new value in memory with address 0x92
       mem[8 h19] = INS_I( ISA_SI, 4 d3, 4 d0, 19 h92); // st 0x92, x3; (0x92) = 0x8 new Value in memory with address 0x92 mem[8 h1A] = 'INS_R('ISA_ROL, 4'd3, 4'd9, 4'd1); // rol R3, R0, R1; R3 = 0x230 // rol R3, R9, R1; R3 = 0x230 mem[8'h1B] = 'INS_R('ISA_OR, 4'd5, 4'd1, 4'd9); // or R5, R1, R0; R5 = 0x47 // or R5, R1, R9; R5 = 0x47 mem[8'h1C] = 'INS_R('ISA_AND, 4'd2, 4'd3, 4'd9); // and R2, R3, R0; R2 = 0 // and R2, R3, R9; R2 = 0 mem[8'h1D] = 'INS_I('ISA_SI, 4'd2, 19'h54); // st 0x54(R2), R5; (0x54) = 0x47 new value in memory with address 0x54 mem[8'h1E] = 'INS_R('ISA_SUB, 4'd9, 4'd3, 4'd5); // sub R0, R3, R5; R0 = 0x1E9 // sub R9, R3, R5; R9 = 0x1E9 mem[8'h1F] = 'INS_R('ISA_SUL, 4'd2, 4'd3, 4'd1); // sh1 R2, R3, R1; R2 = 0x1180 mem[8'h20] = 'INS_I('ISA_ADDI, 4'd5, 4'd0, 19'h37); // ldi R5, 8; R5 = 8 mem[8'h21] = 'INS_I('ISA_ADDI, 4'd5, 4'd0, 19'h37); // ldi R5, 8; R5 = 8
        mem[8'h21] = `INS_I(`ISA_ADDI, 4'd6, 4'd0, 19'h17); // ldi R6, 0x17; R6 = 0x17
        mem[8'h22] = `INS_I(`ISA_MUL, 4'd5, 4'd6, 19'd0); // mul R6, R5 ; HI = 0; LO = 0x88 // note that the registers are swapped in the instru
        mem[8'h23] = 'INS_1('ISA_MFH, 4'd4); // mfhi R4; R4 = 0
mem[8'h24] = 'INS_1('ISA_MFL, 4'd7); // mflo R7; R7 = 0xB8
                                        'INS_I('ISA_DIV, 4'd5, 4'd6, 19'd0); // div R6, R5; HI = 7, L0 = 2 // note that the registers are swapped in the instructi 'INS_I('ISA_ADDI, 4'd10, 4'd5, 19'd1); // ldi R10, 1(R5); R10 = 9 setting up argument registers
         mem[8'h26]
         mem[8'h27] = `INS_I(`ISA_ADDI, 4'd1, 4'd6, -19'd3); // ldi R11, -3(R6) ; R11 = 0x14 R10, R11, R12, and R13
       mem[8'h29] = 'INS_I('ISA_ADDI, 4'd12, 4'd7, 19'd1); // ldi R12, 1(R7); R12 = 0xB9
mem[8'h29] = 'INS_I('ISA_ADDI, 4'd13, 4'd4, 19'd4); // ldi R13, 4(R4); R13 = 4
mem[8'h24] = 'INS_I('ISA_JAL, 4'd12); // jal R12; address of subroutine subA in R12 - return address in R8
mem[8'h28] = 'INS_M('ISA_HLT); // halt; upon return, the program halts
        mem[8'hB9] = 'INS_R('ISA_ADD, 4'd15, 4'd10, 4'd12); // add R15, R10, R12; R14 and R15 are return value registers R15 = 0xC2 mem[8'hBA] = 'INS_R('ISA_SUB, 4'd14, 4'd11, 4'd13); // sub R14, R11, R13; R15 = 0xC2, R14 = 0x10 mem[8'hBB] = 'INS_R('ISA_SUB, 4'd15, 4'd15, 4'd14); // sub R15, R15, R14; R15 = 0xB2
          mem[8'hBC] = `INS_J(`ISA_JFR, 4'd8); // jr R8
        nRst = 1'b1:
end
always @(mem_read, mem_write) begin
  if (proc_mem_addr > `MEM_MAX) begin
    $display("Memory address out of bounds: 0x%0h", proc_mem_addr);
                  proc_mem_in = `INS_M(`ISA_NOP);
        else if (mem_read) begin
                proc_mem_in = mem[proc_mem_addr];
         else if (mem_write) begin
                  mem[proc_mem_addr] = proc_mem_out;
                  $display("Write addr: 0x%0h data: 0x%0h", proc_mem_addr, proc_mem_out);
end
endmodule
```

Figure 3:Test bench code part 2. Note that the extra No-Op instructions are placed there because the branch instruction is designed to increment the PC based on byte-addressable memory (which is planned to be implemented in phase 4) where each word is 4 bytes. For the sake of simplicity, in this phase of the project, the memory is only word addressable, hence the branch instruction always branches by a multiple of 4.

## **Functional Simulation with Memory**

Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10 shows all the waveforms generated by the test bench while the processor was in execution before it halts. The figures are in order of program execution. Figure 11 and Figure 12 show the contents of memory before and after the execution respectively. As seen, everything worked as intended without any errors.




Figure 4: Instructions with PC 00-06




Figure 5: Instructions with PC 07-11




Figure 6: Instructions with PC 12-18




Figure 7: Instructions with PC 19-1f




Figure 8: Instructions with PC 20-26




Figure 9: Instructions with PC 25-b9 including jump




Figure 10: Instructions with PC b9-2b including jump




Figure 11: Memory contents before execution




Figure 12: Memory contents after execution

#### Control Unit Code

Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18 and Figure 19 show the code for the control unit. Notice that the control unit uses a decode module, the code for that is in Figure 20. Figure 21 shows the implementation of the control unit in the processor.

```
include "ALU.vh"
 module Control (
     iClk, nRst, iRdy,
     iMemData, oMemRead, oMemWrite,
     oPipe_nRst,
      // Program Counter Control
     oPC_nRst, oPC_en, oPC_tmpEn, oPC_load, oPC_offset,
      oRF_Write,
     oRF_AddrA, oRF_AddrB, oRF_AddrC,
     oRWB_en,
      oALU_Ctrl, oRA_en, oRB_en,
     oRZH_en, oRZL_en, oRAS_en,
     iJ_zero, iJ_nZero, iJ_pos, iJ_neg,
     oREP_en,
     oMUX_BIS, oMUX_RZHS, oMUX_WBM, oMUX_MAP, oMUX_ASS, oMUX_WBP, oMUX_WBE,
      // Imm32 Output
     oImm32
 input wire iClk, nRst, iRdy;
 input wire [31:0] iMemData;
output wire oMemRead, oMemWrite;
 output wire oPipe_nRst;
 // Program Counter Control
 output wire oPC_nRst, oPC_en, oPC_tmpEn, oPC_load, oPC_offset;
```

Figure 13: Control unit code part 1

```
// Register File Control
44 output wire oRF_Write;
45 output wire [3:0] oRF_AddrA, oRF_AddrB, oRF_AddrC;
46 // Write Back Register Control
47 output wire oRWB_en;
48 // ALU Control
49 output wire [3:0] oALU_Ctrl;
50 output wire oRA_en, oRB_en;
output wire oRZH_en, oRZL_en, oRAS_en;
input wire iJ_zero, iJ_nZero, iJ_pos, iJ_neg;
55 output wire oREP_en;
57 output wire oMUX_BIS, oMUX_RZHS, oMUX_WBM, oMUX_MAP, oMUX_ASS, oMUX_WBP, oMUX_WBE;
   output wire [31:0] oImm32;
  reg [5:1] Cycle;
65 wire IR_en;
66 wire [31:0] IR_out;
    // Decoder IO
    wire [3:0] ID_RA, ID_RB, ID_RC;
    wire [4:0] ID_OpCode;
    wire [31:0] ID_imm32, ID_BRD;
    wire [1:0] ID_BRC;
    wire OP_LD, OP_LI, OP_ST, OP_ADD, OP_SUB, OP_AND,
         OP_OR, OP_ROR, OP_ROL, OP_SRL, OP_SRA, OP_SLL;
    wire OP_ADDI, OP_ANDI, OP_ORI, OP_DIV, OP_MUL, OP_NEG, OP_NOT;
    wire OP_BRx;
    wire OP_JAL, OP_JFR, OP_IN, OP_OUT, OP_MFL, OP_MFH;
    wire OP_NOP, OP_HLT;
```

Figure 14: Control unit code part 2

```
wire OPF_R, OPF_I, OPF_B, OPF_J, OPF_M;
88 // Branch Conditional Wires
89 wire BR_ZERO, BR_NZRO, BR_POS, BR_NEG;
90 wire BR_TRUE;
     always @(posedge iClk or negedge nRst)
     begin
         if(!nRst)
             Cycle = 5'b00001;
         if(iRdy && !OP_HLT) Cycle = {Cycle[4:1], Cycle[5]};
     end
     assign IR_en = Cycle[1];
     REG32 IR(.iClk(iClk), .nRst(nRst), .iEn(IR_en), .iD(iMemData), .oQ(IR_out));
     // Decoder
     Decode decoder(
         .iINS(IR_out),
         .oImm32(ID_imm32),
110
         .oRa(ID_RA),
111
         .oRb(ID_RB),
112
         .oRc(ID_RC),
113
         .oCode(ID_OpCode),
114
115
         .oBRD(ID_BRD),
116
117
         .oBRC(ID_BRC)
118 );
119
120 // Assign OP-Code Types
     assign OP_ADD = (ID_OpCode == `ISA_ADD);
     assign OP_SUB = (ID_OpCode == `ISA_SUB);
     assign OP_AND = (ID_OpCode == `ISA_AND);
     assign OP_OR = (ID_OpCode == `ISA_OR);
     assign OP_ROR = (ID_OpCode == `ISA_ROR);
     assign OP_ROL = (ID_OpCode == `ISA_ROL);
129 assign OP_SRL = (ID_OpCode == `ISA_SRL);
```

Figure 15: Control unit code part 4

```
assign OP_SRA = (ID_OpCode == `ISA_SRA);
assign OP_SLL = (ID_OpCode == `ISA_SLL);
assign OPF_R = (OP_ADD || OP_SUB || OP_AND || OP_OR || OP_ROR || OP_ROL || OP_SRL || OP_SRA || OP_SLL);
assign OP_LD = (ID_OpCode == `ISA_LD);
assign OP_LI = (ID_OpCode == `ISA_LI);
assign OP_ST = (ID_OpCode == `ISA_ST);
assign OP_ADDI = (ID_OpCode == `ISA_ADDI);
assign OP_ANDI = (ID_OpCode == `ISA_ANDI);
assign OP_ORI = (ID_OpCode == `ISA_ORI);
assign OP_DIV = (ID_OpCode == `ISA_DIV);
assign OP_MUL = (ID_OpCode == `ISA_MUL);
assign OP_NEG = (ID_OpCode == `ISA_NEG);
assign OP_NOT = (ID_OpCode == `ISA_NOT);
assign OPF_I = (OP_LD || OP_LI || OP_ST || OP_ADDI || OP_ANDI || OP_DIV || OP_MUL || OP_MEG || OP_NOT);
assign OP_BRx = (ID_OpCode == `ISA_BRx);
assign OPF_B = OP_BRx;
assign OP_JAL = (ID_OpCode == `ISA_JAL);
assign OP_JFR = (ID_OpCode == `ISA_JFR);
assign OP_IN = (ID_OpCode == `ISA_IN);
assign OP_OUT = (ID_OpCode == `ISA_OUT);
assign OP_MFL = (ID_OpCode == `ISA_MFL);
assign OP_MFH = (ID_OpCode == `ISA_MFH);
assign OPF_J = (OP_JAL || OP_JFR || OP_MFL || OP_MFH || OP_IN || OP_OUT);
assign OP_NOP = (ID_OpCode == `ISA_NOP);
assign OP_HLT = (ID_OpCode == `ISA_HLT);
assign OPF_M = (OP_NOP || OP_HLT);
assign BR_ZERO = (ID_BRC == `ISA_BR_ZERO) && iJ_zero;
assign BR_NZRO = (ID_BRC == `ISA_BR_NZRO) && iJ_nZero;
assign BR_POS = (ID_BRC == `ISA_BR_POSI) && iJ_pos;
assign BR_NEG = (ID_BRC == `ISA_BR_NEGA) && iJ_neg;
assign BR_TRUE = (BR_ZERO || BR_NZRO || BR_POS || BR_NEG) && OP_BRx;
```

Figure 16: Control unit code part 5

Figure 17: Control unit code part 6

```
207 vassign oALU_Ctrl = (OP_ADD || OP_ADDI) ? `CTRL_ALU_ADD :
                           (OP_SUB) ? `CTRL_ALU_SUB : (OP_OR || OP_ORI) ? `CTRL_ALU_OR :
                           (OP_AND || OP_ANDI) ? `CTRL_ALU_AND :
                                               ? `CTRL_ALU_MUL :
                           (OP MUL)
                                               ? `CTRL_ALU_DIV :
                           (OP DIV)
                                               ? `CTRL_ALU_SLL :
                           (OP_SLL)
                                               ? `CTRL_ALU_SRL :
                           (OP_SRL)
                                               ? `CTRL_ALU_SRA :
                           (OP_SRA)
                                               ? `CTRL_ALU_ROR :
                           (OP_ROR)
                                               ? `CTRL_ALU_ROL :
                           (OP_ROL)
                                                ? `CTRL_ALU_NOT :
                           (OP_NOT)
                                                ? `CTRL_ALU_NEG :
                           (OP NEG)
                           `CTRL ALU ADD;
```

Figure 18: Control unit code part 7

```
// ALU Input A Register Load Enable
assign oRA_en = 1'b1;
// ALU Input B Register Load Enable
assign oRB_en = 1'b1;
assign oRZH_en = 1'b1;
assign oRZL_en = 1'b1;
assign oRAS_en = (OP_DIV || OP_MUL);
assign oREP_en = OP_OUT && Cycle[4];
assign oMUX_BIS = OPF_I && ~(OP_DIV || OP_MUL);
assign oMUX_RZHS = (OP_MFH);
assign oMUX_WBM = (OP_LD | OP_LI);
assign oMUX_MAP = ~((OP_LD || OP_ST || OP_LI) && Cycle[4]);
assign oMUX_ASS = (OP_MFL || OP_MFH);
// Write Back Program Counter Select
assign oMUX_WBP = OP_JAL;
assign oMUX_WBE = OP_IN;
 assign oImm32 = OP_BRx ? ID_BRD : ID_imm32;
 assign oMemRead = Cycle[1] || (Cycle[4] && (OP_LD || OP_LI));
 assign oMemWrite = Cycle[4] && OP_ST;
endmodule
```

Figure 19: Control unit code part 8

```
module Decode (
         iINS,
         oImm32,
         // Reg A, Reg B, Reg C addresses
         oRa, oRb, oRc,
         oCode,
         oBRD,
         // Branch Code
         oBRC
     );
     // Taken from instruction formats: section 2.1 of the Processor specifications
     input wire [31:0] iINS;
     output wire [31:0] oImm32;
     output wire [3:0] oRa, oRb, oRc;
     output wire [4:0] oCode;
22
     output wire [31:0] oBRD;
     output wire [1:0] oBRC;
     assign oCode = iINS[31:27];
     assign oRa
                   = iINS[26:23];
     assign oRb
                   = iINS[22:19];
     assign oRc
                   = iINS[18:15];
     assign oImm32 = {{13{iINS[18]}}, iINS[18:0]};
                   = {{11{iINS[18]}}, iINS[18:0], 2'b00};
     assign oBRD
31
     assign oBRC
                   = iINS[20:19];
     endmodule
```

Figure 20: Decode module code

```
// Clock, reset and ready signals
.iClk(iClk),
.nRst(nRst),
.iRdy(iMemRdy),
.iMemData(iMemData),
.oMemRead(oMemRead),
.oMemWrite(oMemWrite),
.oPipe_nRst(pipe_rst),
// Program Counter Control
.oPC_nRst(PC_nRst),
.oPC_en(PC_en),
.oPC_tmpEn(PC_tmpEn),
.oPC_load(PC_load),
.oPC_offset(PC_offset),
.oRF_Write(RF_iWrite),
.oRF_AddrA(RF_iAddrA),
.oRF_AddrB(RF_iAddrB),
.oRF_AddrC(RF_iAddrC),
.oRWB_en(RWB_en),
.oALU_Ctrl(ALU_iCtrl),
.oRA_en(RA_en),
.oRB_en(RB_en),
.oRZH_en(RZH_en),
.oRZL_en(RZL_en),
.oRAS_en(RAS_en),
.iJ_zero(J_zero),
.iJ_nZero(J_nZero),
.iJ_pos(J_pos),
.iJ_neg(J_neg),
.oREP_en(REP_en),
.oMUX_BIS(MUX_BIS),
.oMUX_RZHS(MUX_RZHS),
.oMUX_WBM(MUX_WBM),
.oMUX_MAP(MUX_MAP),
.oMUX_ASS(MUX_ASS),
.oMUX_WBP(MUX_WBP),
.oMUX_WBE(MUX_WBE),
.oImm32(CT_imm32)
```

Figure 21: Implementation of control unit in the processor