ELEC 374: MiniSRC CPU Project

Phase 1 Report

Group 4

Jacob Chisholm (20335775)

Hendrix Gryspeerdt (21hgg3)

Luke Strickland (21laps1)

"We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material".

Table of Contents

lable of Contents	2
ALU Design	3
Adder Design	8
Divisor Design	11
Multiplier Design	12
MUL32 Module	13
BoothEncode_2bit_Nbit and BoothEncode_2bit Modules	16
Reducer4to2_Nbit and Reducer4to2 Modules	17
Rollover/Bit Shift Design	17
AND/OR/NOT Design	19
ALU Simulation Results	20
Adder Simulation	20
Divisor Simulation	20
Multiplier Simulation	21
Rollover Simulation	22
Bit Shift Simulation	22
Data Path Design	22
Data Path Simulation Results	27
Demo 1: and R4, R3, R7	28
Demo 2: or R4, R3, R7	28
Demo 3: add R4, R3, R7	29
Demo 4: sub R4, R3, R7	29
Demo 5: mul R2, R6	30
Demo 6: div R2, R6	30
Demo 7: shr R4, R3, R7	31
Demo 8: shra R4, R3, R	31
Demo 9: shl R4, R3, R7	32
Demo 10: ror R4, R3, R7	32
Demo 11: rol R4, R3, R7	33
Demo 12: neg R5, R7	33
Demo 13: not R5. R0	34

ALU Design

The ALU, or Arithmetic Logic Unit, takes in the three inputs, A and B, along with the control input and produces the high/low results based on the control input. In addition to containing a multiplexer to select between possible outputs, the ALU also contains small logical elements to manipulate the inputs to the adder and divisor units. If the control input is given as negate, the ALU will swap the inputs to the carry-lookahead adder to subtract the input from zero. Additionally, if either input carries a negative sign, the ALU will manipulate the inputs and outputs to ensure the correct signage. The ALU code, written in Verilog, is shown below:

```
include "../Control/ALU.vh"
module ALU(
   iCtrl,
   oZero, oNeq
);
input wire [31:0] iA, iB;
input wire [3:0] iCtrl;
output wire [31:0] oC hi, oC lo;
output wire oZero, oNeg;
wire [31:0] out hi, out lo;
wire [31:0] cla out, cla iB, cla iA;
wire cla iCarry, cla oCarry, cla overflow, cla zero, cla neg;
wire [31:0] or out, xor out, and out;
wire [31:0] sft data, sft out;
wire [4:0] sft shamt;
wire sft arith, sft left;
```

```
// Multiplier IO
wire [63:0] mul out;
wire mul neg;
// Divider IO
wire [31:0] div_q, div_r, div_m, div_d;
wire [31:0] div rmdr, div qtnt;
wire div iNegA, div_iNegB, div_neg;
// ROL / ROR IO
wire [31:0] ROR out, ROL out;
// NOT
wire [31:0] NOT out;
// Adder/Subtract
// XOR input B for subtraction and set carry to 1 ^{\circ}
assign cla iA = (iCtrl == `CTRL ALU NEG) ? 32'd0 : iA;
// assign cla iA = (iCtrl == `CTRL ALU NEG) ? 32'd0 : iA;
assign cla iB = (iCtrl == `CTRL ALU SUB) ? 32'hFFFFFFFF ^ iB :
assign cla iCarry = (iCtrl == `CTRL ALU SUB || iCtrl == `CTRL ALU NEG);
CLA cla(
   .iX(cla iA),
    .iY(cla iB),
   .iCarry(cla iCarry),
   .oS(cla out),
   .oCarry(cla oCarry),
    .oOverflow(cla overflow),
    .oNegative(cla_neg)
);
OR bor(
   .iA(iA),
```

```
.iB(iB),
);
XOR bxor(
    .iB(iB),
);
// AND
AND band (
   .iA(iA),
   .iB(iB),
);
// Bit Shifter
assign sft_data = iA;
assign sft shamt = iB[4:0];
// Negate Arithmetic shift (logic low)
assign sft arith = ~(iCtrl == `CTRL ALU SRA);
assign sft_left = ~(iCtrl == `CTRL_ALU_SLL);
SHIFT sft(
    .iD(sft data),
    .nArith(sft arith),
);
MUL32 mul(
    .iA(iA),
    .oP(mul out)
```

```
assign mul neg = mul out[63];
// Divider
assign div iNegA = iA[31];
assign div iNegB = iB[31];
// If either is negative, the quotient must be negative
assign div neg = div iNegA ^ div iNegB;
// If the divisor or dividend is negative, make it positive
assign div m = div iNegA ? 32'hFFFFFFFF ^ (iA - 1) : iA;
assign div d = div iNegB ? 32'hFFFFFFFF ^ (iB - 1) : iB;
DIV32 div(
   .iQ(div m),
    .iD(div d),
    .oQ(div q),
);
// Quotient will be negative if A or B is negative but not both
assign div qtnt = div neg ? (32'hFFFFFFFF ^ div q) + 1 : div q;
assign div rmdr = div iNegB ? (32'hFFFFFFFF ^ div r) + 1 : div r;
// ROR
ROR ror(
    .iD(iA),
    .iShamt(iB[4:0]),
    .oD(ROR out)
);
ROL rol(
    .iD(iA),
    .iShamt(iB[4:0]),
    .oD(ROL out)
```

```
generate
endgenerate
assign out lo = (iCtrl == `CTRL ALU ADD) ? cla out :
                (iCtrl == `CTRL ALU OR) ? or out :
                (iCtrl == `CTRL ALU AND) ? and out :
assign out hi = (iCtrl == `CTRL ALU MUL) ? mul out[63:32] :
                32'h00000000;
assign oC lo = out lo;
assign oC hi = out hi;
assign oNeg = (iCtrl == `CTRL ALU_ADD) ? cla_neg :
                (iCtrl == `CTRL ALU SUB) ? cla neg :
                (iCtrl == `CTRL ALU MUL) ? mul neg :
```

```
(iCtrl == `CTRL_ALU_DIV) ? div_neg :
    out_lo[31];

// Assign zero if both the high and low registers are zero
assign oZero = ({out_hi, out_lo} == 64'd0);
endmodule
```

Adder Design

The adder consists of four 8-bit carry-lookahead adders. Ripple-carry is used to connect the four adders into a single 32-bit adder. The carry-lookahead adder Verilog code is shown below:

```
// Carry Lookahead Adder
module CLA(
   iΧ,
    iΥ,
    iCarry,
   oCarry,
    oOverflow,
    oZero,
    oNegative
);
input wire iCarry;
input wire [31:0] iX, iY;
output wire [31:0] oS;
output wire oCarry, oOverflow, oZero, oNegative;
wire [3:0] C, O;
assign C[0] = iCarry;
CLA8 add1(
    .iY(iY[7:0]),
    .iCarry(C[0]),
```

```
.oCarry(C[1]),
    .oOverflow()
);
CLA8 add2(
    .iY(iY[15:8]),
    .iCarry(C[1]),
    .oCarry(C[2]),
    .oS(oS[15:8]),
    .oOverflow()
);
CLA8 add3(
    .ix(ix[23:16]),
    .iY(iY[23:16]),
    .iCarry(C[2]),
    .oCarry(C[3]),
    .oS(oS[23:16]),
    .oOverflow()
);
CLA8 add4(
    .iY(iY[31:24]),
    .iCarry(C[3]),
    .oCarry(oCarry),
    .os(os[31:24]),
    .oOverflow(oOverflow)
);
assign oZero = ~|oS;
assign oNegative = oS[31];
assign oOverflow = O[3];
endmodule
module CLA8(iX, iY, iCarry, oCarry, oS, oOverflow);
input wire [7:0] iX, iY;
```

```
input wire iCarry;
output wire oCarry, oOverflow;
output wire [7:0] oS;
wire [7:0] G, P;
wire [8:0] C;
assign G = iX \& iY;
assign P = iX | iY;
// Assign the Carry Signals
assign C[0] = iCarry;
assign C[1] = G[0] | (P[0] \& C[0]);
assign C[2] = G[1] \mid (P[1] \& G[0]) \mid (\&P[1:0] \& C[0]);
assign C[3] = G[2] \mid (P[2] \& G[1]) \mid (\&P[2:1] \& G[0]) \mid (\&P[2:0] \& C[0]);
assign C[4] = G[3] | (P[3] & G[2]) | (&P[3:2] & G[1]) | (&P[3:1] & G[0]) |
(&P[3:0] & C[0]);
assign C[5] = G[4] | (P[4] & G[3]) | (&P[4:3] & G[2]) | (&P[4:2] & G[1]) |
(\&P[4:1] \& G[0]) | (\&P[4:0] \& C[0]);
assign C[6] = G[5] | (P[5] & G[4]) | (&P[5:4] & G[3]) | (&P[5:3] & G[2]) |
(&P[5:2] \& G[1]) | (&P[5:1] \& G[0]) | (&P[5:0] \& C[0]);
assign C[7] = G[6] | (P[6] & G[5]) | (&P[6:5] & G[4]) | (&P[6:4] & G[3]) |
(\&P[6:3] \& G[2]) \mid (\&P[6:2] \& G[1]) \mid (\&P[6:1] \& G[0]) \mid (\&P[6:0] \& C[0]);
assign C[8] = G[7] | (P[7] & G[7]) | (&P[7:6] & G[5]) | (&P[7:5] & G[4]) |
(\&P[7:4] \& G[3]) \mid (\&P[7:3] \& G[2]) \mid (\&P[7:2] \& G[1]) \mid (\&P[7:1] \& G[0])
 (\&P[7:0] \& C[0]);
assign oCarry = C[8];
assign oS = iX ^ iY ^ C[7:0];
assign oOverflow = C[7] ^ C[6];
endmodule
```

Divisor Design

The divisor is a 32-bit array divider that performs non-restoring division. The divider was constructed using a generate statement for the first 31 stages. The final stage was created separately to implement the final restore. The Divisor code, written in Verilog, is shown below:

```
ONLY Accepts positive numbers
module DIV32(
    iQ, iD,
    oQ, oR
);
input wire [31:0] iQ, iD;
output wire [31:0] oQ, oR;
wire [31:0] Q;
wire [31:0] A[31:0];
assign A[0] = 32'd0;
generate
            .iA(A[i]),
            .iQ(iQ[31-i]),
            .iD(iD),
            .oA(A[i+1]),
            .oQ(Q[31-i])
        );
endgenerate
wire [31:0] shift, X;
assign shift = {A[31][30:0], iQ[0]};
assign X = shift[31] ? shift + iD : shift - iD;
assign Q[0] = \sim X[31];
```

```
assign oR = X[31] ? X + iD : X;
assign oQ = Q;
endmodule
module DIV LEVEL(
    iA, iQ, iD,
    oA, oQ
input wire [31:0] iA, iD;
input wire iQ;
output wire [31:0] oA;
output wire oQ;
wire [31:0] shift;
assign shift = \{iA[30:0], iQ\};
assign oA = shift[31] ? shift + iD : shift - iD;
assign oQ = \sim oA[31];
```

Multiplier Design

The Multiplier is capable of performing multiplication of 2, 32-bit signed 2's-complement numbers. The algorithm employs a 2-bit booth encoding to reduce the number of summands from 32 to 16. The summands are then left shifted accordingly and sign extended to align to a width of 64 bits. The 16 summands are then added together using 3 layers of 4-to-2 carry-save adders (https://www.geoffknagge.com/fyp/carrysave.shtml). The final 2 summands output from the final 4-to-2 carry-save adder are added using a carry-propagate adder to produce the final product.

The multiplier could be optimized to use fewer gates (but not less propagation delay) by narrowing the width of the 4-to-2 carry-save adders by only sign extending enough to meet the widths of the 4 inputs to each individual 4-to-2 reducer and directing the less significant bits of

the partial sums directly to the product. It could be even further optimized at a system-level in combination with the ALU by utilizing the same adder to add the final 2 summands.

The multiplier was implemented with MUL32 as the top level module, which was composed of an instance of BoothEncode_2bit_Nbit module and multiple Reducer4to2_Nbit modules through the use of generate blocks. The BoothEncode_2bit_Nbit module is simply a composition of (N+1)/2 (floor division) BoothEncode_2bit modules applied to a bit vector of length N, and similarly for the Reducer4to2_Nbit module. The code for all the modules that make up the multiplier is shown in the following figures.

MUL32 Module

```
// This assumes that the inputs are 32-bit 2's-complement signed integers.
// Multiply (multiplicand) A by (multiplier) B to get (product) P.
module MUI32 (input signed [31:0] iA, input signed [31:0] iB, output signed [63:0] oP);

localparam N = 32;

// The number of booth encoded values.
localparam BTH = (N+1)/2; // = 16

// For an ideal cascade of 4-to-2 reducers to align with the number of inputs, we need N to be a power of 2.

// Number of levels of Carry-Save Addition (CSA) using 4-to-2 reducers.

// localparam CSA_levels = $clog2(BTH); // = 4

// # of 4-to-2 reducers in each level of CSA.
// localparam reducers_in_CSA_level1 = BTH/4; // = 4

// localparam reducers_in_CSA_level2 = CSA_level1*2/4; // = 2

// localparam reducers_in_CSA_level3 = CSA_level2*2/4; // = 1

// Final Carry-Propagate Addition (CPA) is done using the final 2 outputs from the last level of CSA.

// Extend by 1 bit to handle negation
wire signed [N+1:0] A, negA;
wire signed [N+1:0] A, negA;
wire signed [N+1:0] noth;
wire [8TH-1:0] booth_magnitude [BTH-1:0];
wire [8TH-1:0] booth_magnitude;

assign A = {2{iA[N-1]}}, iA};
assign negA = notA + 1'b1;
assign negA = notA + 1'b1;
assign negA = fala[N-1], iA, 1'b0};
assign negA2 = {negA[N:0], 1'b0};

assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N:0], 1'b0};
assign negA2 = {negA[N
```

```
// Compute the Booth Encoding of the multiplier (B).
     for (i = 0; i < N+2; i = i + 1) begin : gen_notA
        assign notA[i] = ~A[i];
     for (i = 0; i < BTH; i = i + 1) begin : map_booth_magnitude
         assign booth_magnitude[i] = {flat_booth_magnitude[i+BTH], flat_booth_magnitude[i]};
     BoothEncode_2bit_Nbit #(N) be2bit(iB, booth_sign, flat_booth_magnitude[2*BTH-1:BTH], flat_booth_magnitude[BTH-1:0]);
    wire signed [N+1:0] initialValue[BTH-1:0];
         for (i = 0; i < BTH; i = i + 1) begin : gen_initialValue</pre>
             assign initialValue[i] = booth_magnitude[i][1] ? (booth_sign[i] ? negA2 : A2)
                  : (booth_magnitude[i][0] ? (booth_sign[i] ? negA : A)
                  : {(N+1){1'b0}});
     the z's in this diagram represent the padded zero bit of the initial values.
     wire signed [2*N-1:0] shiftedInitialValue[BTH-1:0];
          for (i = 0; i < BTH; i = i + 1) begin : gen_shiftedInitialValue</pre>
              assign shiftedInitialValue[i] = {{(N-2*i){initialValue[i][N+1]}}, initialValue[i], {(2*i){1'b0}}};
                      numbers (34-bit each+shifts) -> 4*4-to-2 reducers. -> 8 numbers (64-bit each)
    wire signed [2*N-1:2] iCSA1[3:0][3:0];
82 wire signed [2*N:2] oCSA1[3:0][1:0];
        for (i = 0; i < 4; i = i + 1) begin : gen_CSA1
           for (j = 0; j < 4; j = j + 1)
    assign iCSA1[i][j] = shiftedInitialValue[4*i+j][2*N-1:2];</pre>
            Reducer4to2_Nbit #(2*N-2) CSA1_i(
.iW(iCSA1[i][3]), .iX(iCSA1[i][2]), .iY(iCSA1[i][1]), .iZ(iCSA1[i][0]), .iCarry(1'b0),
                .oSum1(oCSA1[i][1][2*N:3]), \ .oSum0(oCSA1[i][0][2*N:2]));\\
            assign oCSA1[i][1][2] = 1'b0;
```

```
wire [2*N-1:2] iCSA2[1:0][3:0];
     wire [2*N:2] oCSA2[1:0][1:0];
          for (i = 0; i < 2; i = i + 1) begin : gen_CSA2
              for (j = 0; j < 4; j = j + 1)
102
                  assign iCSA2[i][j] = oCSA1[2*i+j/2][j%2][2*N-1:2];
103
              Reducer4to2_Nbit #(2*N-2) CSA2_i(
104
                  .iW(iCSA2[i][3]), .iX(iCSA2[i][2]), .iY(iCSA2[i][1]), .iZ(iCSA2[i][0]), .iCarry(1'b0),
105
                  .oSum1(oCSA2[i][1][2*N:3]), .oSum0(oCSA2[i][0][2*N:2]));
106
              assign oCSA2[i][1][2] = 1'b0;
     endgenerate
     wire [2*N-1:2] iCSA3[3:0];
112
     wire [2*N:2] oCSA3[1:0];
113
     generate
114
          for (i = 0; i < 4; i = i + 1)
115
              assign iCSA3[i] = oCSA2[i/2][i%2][2*N-1:2];
116
117
      Reducer4to2_Nbit #(2*N-2) CSA3(
          .iW(iCSA3[3]), .iX(iCSA3[2]), .iY(iCSA3[1]), .iZ(iCSA3[0]), .iCarry(1'b0),
118
          .oSum1(oCSA3[1][2*N:3]), .oSum0(oCSA3[0][2*N:2]));
119
      assign oCSA3[1][2] = 1'b0;
      assign oP = {oCSA3[1][2*N-1:2] + oCSA3[0][2*N-1:2], initialValue[0][1:0]};
```

BoothEncode_2bit_Nbit and BoothEncode_2bit Modules

```
module BoothEncode_2bit_Nbit #(parameter N = 32) (input signed [N-1:0] iA, output [(N+1)/2-1:0] oSign,
    output [(N+1)/2-1:0] oMagnitude1, output [(N+1)/2-1:0] oMagnitude0);
    wire [N+1:0] A2;
    assign A2 = {iA[N-1], iA, 1'b0};
8 ∨ generate
        for (i = 1; i+1 \le N+1; i = i + 2) begin : gen
            BoothEncode_2bit be2bit(A2[i+1:i-1], oSign[i/2], {oMagnitude1[i/2], oMagnitude0[i/2]});
    endgenerate
    endmodule
         // iA : oSign oMagnitude
3'b000 : 0 2'b00;
                            2'b01;
                           2'b00; // making sure that there is no sign for zero.
    module BoothEncode_2bit(input [2:0] iA, output oSign, output [1:0] oMagnitude);
    assign oSign = iA[2] & (~iA[1] | ~iA[0]);
    assign oMagnitude[0] = iA[1] ^ iA[0];
    assign oMagnitude[1] = (iA[2] && !(iA[1] || iA[0])) || (!iA[2] && (iA[1] && iA[0]));
36 endmodule
```

A2 must be N+2 bits long since it is padded with an extra zero bit at the beginning, and then it is sign extended by 1 bit to account for the case when N is odd because the booth encoding operates on pairs of 2 bits, requiring an even number of bits in the bit vector.

Reducer4to2 Nbit and Reducer4to2 Modules

```
module Reducer4to2 Nbit #(parameter N = 32) (input [N-1:0] iW, input [N-1:0] iX, input [N-1:0] iY,
input [N-1:0] iZ, input iCarry, output [N-1:0] oSum1, output [N:0] oSum0);
wire carry [N:0];
assign carry[0] = iCarry;
genvar i;
generate
for (i = 0; i < N; i = i + 1) begin : gen
    Reducer4to2 r4to2({iW[i], iX[i], iY[i], iZ[i]}, carry[i], {oSum1[i], oSum0[i]}, carry[i+1]);
endgenerate
assign oSum0[N] = carry[N];
endmodule
module Reducer4to2 (input [3:0] iA, input iCarry, output [1:0] oSum, output oCarry);
wire w, x, y, z;
assign \{w, x, y, z\} = iA;
// used Karnaugh Maps to simplify the equations (https://www.charlie-coleman.com/experiments/kmap/)
assign oSum[1] = (w & x & y & z) | (iCarry & (w ^ x ^ y ^ z));
assign oSum[0] = iCarry ^ w ^ x ^ y ^ z;
assign oCarry = (w | x | y) & (w | x | z) & (w | y | z) & (x | y | z);
endmodule
```

Due to the output carry (oCarry) not depending on the input carry (iCarry), the chaining of the 4to2 reducers does not cause a ripple of gate delays as is seen in a ripple-carry adder. Instead, the gate delay for adding 4 N-bit vectors using this scheme does not depend on the length N of the bit vectors.

Rollover/Bit Shift Design

Rollover and bit shifting use the same basic logical design. The two only differ in the bits added to the number. For rollover, the bits are rolled over to the other side of the number. For bit shifting, zeros are placed on the right-hand side while the left-hand side is either sign-extended or is also filled with zeros.

The design consists of five stages, with each stage containing a multiplexer that selects between the output from the previous multiplexer, or the manipulated output. This allows for simple, fast manipulation of numbers.

As the code for rollover and bit shifting is the same, the code for the arithmetic right shift is shown below:

```
module SHIFT(
```

```
);
input wire [31:0] iD;
input wire [4:0] iShamt;
input wire nArith, nLeft;
output wire [31:0] oD;
wire [31:0] left, right arith, right logic, right;
SHIFT LEFT leftshift(
    .iD(iD),
    .iShamt(iShamt),
    .oD(left)
);
SHIFT RIGHT ARITH rightarith(
    .iD(iD),
    .oD(right_arith)
);
SHIFT RIGHT LOGIC rightlogic(
    .iD(iD),
    .iShamt(iShamt),
    .oD(right logic)
);
assign right = nArith ? right_logic : right_arith;
assign oD = nLeft ? right : left;
endmodule
module SHIFT RIGHT ARITH(
);
```

```
input wire [31:0] iD;
input wire [4:0] iShamt;
output wire [31:0] oD;

wire [31:0] S1, S2, S3, S4, S5;

assign S1 = iShamt[0] ? {{1{iD[31]}}, iD[31:1]} : iD;
assign S2 = iShamt[1] ? {{2{S1[31]}}, S1[31:2]} : S1;
assign S3 = iShamt[2] ? {{4{S2[31]}}, S2[31:4]} : S2;
assign S4 = iShamt[3] ? {{8{S3[31]}}, S3[31:8]} : S3;
assign S5 = iShamt[4] ? {{16{S4[31]}}, S4[31:16]} : S4;

assign oD = S5;
endmodule
```

AND/OR/NOT Design

The AND, OR, and NOT units are implemented using generate statements and gate-level logic.


```
module OR(
    iA, iB, oC
);
input wire [31:0] iA, iB;
output wire [31:0] oC;

generate
    genvar i;
    for(i = 0; i < 32; i = i + 1) begin
        or (oC[i], iA[i], iB[i]);
    end
endgenerate


endmodule</pre>
```


ALU Simulation Results

Adder Simulation




Divisor Simulation







Multiplier Simulation



Rollover Simulation



Bit Shift Simulation




Data Path Design

The data path illustrated in the diagram below supports a five stage pipeline, consisting of Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage is separated by dedicated stage registers, ensuring proper data flow and synchronization across the pipeline. At the end of each clock cycle, if timed correctly, the results of the current stage are stored in the respective stage registers. In the WB stage, the results are written back to the register file, completing the instruction execution process.

For the initial phase of the project, stage one has been omitted from the data path as it is unimportant for the context of phase one. The data path has been intentionally designed to allow future implementation of pipelining, improving instruction throughput and decreasing clock cycles per instruction (CPI). Each component within the pipeline, as shown in the diagram, was developed as an independent Verilog module. Intermediary wires were established for data transfer between modules, ensuring modularity and scalability in the future for pipelining. Once

all modules were designed, they were connected to form the complete data path. This modular approach ensures flexibility for future enhancements and optimizations in pipeline execution.

For this current data path the clock cycle will have to be adjusted to account for the stage that will take the longest to ensure every stage will finish in one clock cycle. The current implementation is slower than a single cycle design when not pipelined, however, when pipelined it will have a decrease from 5 CPI down to 1 CPI for a series of optimal instructions.



```
module Datapath(

// Clock and reset signals (reset is active low)

iClk, nRst,

// Memory Signals

iMemData,

oMemAddr, oMemData,

// Program Counter Control

iPC_nRst, iPC_en, iPC_jmp, iPC_loadRA, iPC_loadImm,

// Register File Control

iRF_Write,

iRF_AddrA, iRF_AddrB, iRF_AddrC,

// Write Back Register Control

iRWB_en,

// ALU Control

iALU_Ctrl, iRA_en, iRB_en,

iRZH_en, iRZL_en, iRAS_en,

// Jump Feedback

oJ_zero, oJ_nZero, oJ_pos, oJ_neg,

// ALU Results

oALU_neg, oALU_zero,

// Memory Control
```

```
iMUX MAP, // Memory Address out PC Select
    iMUX WBP, // Write back Program Counter Select
    iImm32
);
input wire iClk, nRst;
// Memory Signals
input wire [31:0] iMemData;
output wire [31:0] oMemData, oMemAddr;
// Program Counter Control
input wire iPC_nRst, iPC_en, iPC_jmp, iPC_loadRA, iPC_loadImm;
// Register File Control
input wire iRF Write;
input wire [3:0] iRF AddrA, iRF AddrB, iRF AddrC;
// Write Back Register Control
input wire iRWB en;
// ALU Control
input wire [3:0] iALU Ctrl;
input wire iRA en, iRB en;
input wire iRZH en, iRZL en, iRAS en;
output wire oALU neg, oALU zero;
output wire oJ zero, oJ nZero, oJ pos, oJ neg;
// Multiplexers
input wire iMUX BIS, iMUX RZHS, iMUX WBM, iMUX MAP, iMUX ASS, iMUX WBP;
input wire [31:0] iImm32;
// Internal Clock Signal
wire Clk;
assign Clk = iClk & nRst;
```

```
// Program Counter Signals
wire [31:0] PC_out, PC_tOut;
// Register File IO
wire [31:0] RF_oRegA, RF_oRegB, RF_iRegC;
wire [31:0] RWB in;
// ALU IO
wire [31:0] ALU iA, ALU iB, ALU oC hi, ALU oC lo;
// ALU Immediate Registers
wire [31:0] RA out, RB out;
wire [31:0] RZH out, RZL out, RZ out;
// ALU Storage Registers
wire [31:0] RASH out, RASL out, RAS out;
// ALU Output
wire [31:0] RZX out;
// Program Counter
PC #(.StartAddr(`START PC ADDRESS)) pc(
    .iClk(Clk),
    .nRst(iPC nRst),
   .iJmpEn(iPC jmp),
    .iLoadImm(iPC loadImm),
   .iRA(RA out),
    .iImm32(iImm32),
    .oPC tmp(PC tOut)
);
RegFile RF(
    .iClk(Clk),
    .nRst(nRst),
    .iWrite(iRF Write),
```


```
.iAddrB(iRF AddrB),
   .oRegA(RF oRegA),
   .oRegB(RF oRegB),
   .iRegC(RF iRegC)
);
assign oJ nZero = |RF oRegB;
assign oJ pos = ~RF oRegB[31] && oJ nZero;
assign oJ neg = RF oRegB[31] && oJ nZero;
// RF stationary/buffer registers
REG32 RA(.iClk(Clk), .nRst(nRst), .iEn(iRA en), .iD(RF oRegA),
.oQ(RA out));
REG32 RB(.iClk(Clk), .nRst(nRst), .iEn(iRB en), .iD(RF oRegB),
.oQ(RB out));
// ALU Input Multiplexers
assign ALU iA = RA out;
assign ALU iB = iMUX BIS ? iImm32 : RB out;
ALU alu(
   .iA(ALU iA),
   .iCtrl(iALU Ctrl),
   .oC hi(ALU oC hi),
   .oZero(oALU zero),
   .oNeg(oALU neg)
);
REG32 RZH(.iClk(Clk), .nRst(nRst), .iEn(iRZH en), .iD(ALU oC hi),
.oQ(RZH out));
```

```
REG32 RZL(.iClk(Clk), .nRst(nRst), .iEn(iRZL en), .iD(ALU oC lo),
.oQ(RZL out));
REG32 RASH(.iClk(Clk), .nRst(nRst), .iEn(iRAS en), .iD(ALU oC hi),
.oQ(RASH out));
REG32 RASL(.iClk(Clk), .nRst(nRst), .iEn(iRAS en), .iD(ALU oC lo),
.oQ(RASL out));
// 32 bit ALU result selection
assign RAS out = iMUX RZHS ? RASH out : RASL out;
assign RZ out = iMUX RZHS ? RZH out : RZL out;
assign RZX out = iMUX ASS ? RAS out : RZ out;
assign oMemAddr = iMUX MAP ? PC out : RZX out ;
assign oMemData = RB out;
assign RWB in = iMUX WBM ? iMemData :
// Write back buffer register
REG32 RWB(.iClk(iClk), .nRst(pipe rst), .iEn(iRWB en), .iD(RWB in),
.oQ(RF iRegC));
endmodule
```


Data Path Simulation Results

Below are the results from the functional simulation of the datapath using the demo test benches as demonstrated in lab1.


Demo 1: and R4, R3, R7




Demo 2: or R4, R3, R7




Demo 3: add R4, R3, R7




Demo 4: sub R4, R3, R7




Demo 5: mul R2, R6




Demo 6: div R2, R6




Demo 7: shr R4, R3, R7




Demo 8: shra R4, R3, R




Demo 9: shl R4, R3, R7



Demo 10: ror R4, R3, R7




Demo 11: rol R4, R3, R7



Demo 12: neg R5, R7

This was done with neg R5, R7 instead of neg R5, R0 because our implementation of the register file has R0 wired as always 0 and it cannot take on alternate values.



Demo 13: not R5, R0

