

Power Amplifier Modeling Using Memory Polynomials with Delay-dependent Polynomial Orders

Nonlinear modeling, power amplifier and VHDL implementation

Author 1

Anonymous Department
Anonymous Institution
Anonymous City, Country
author1@example.com

Author 2

Anonymous Department
Anonymous Institution
Anonymous City, Country
author2@example.com

Author 3

Anonymous Department
Anonymous Institution
Anonymous City, Country
author3@example.com

Author 4

Anonymous Department
Anonymous Institution
Anonymous City, Country
author4@example.com

ABSTRACT

This paper synthesizes an investigation into behavioral modeling of RF power amplifiers for digital pre-distortion. The work starts from the classic MP model and proposes a variation where the maximum polynomial order depends on the memory delay. The central hypothesis is that the largest portion of nonlinearity is concentrated in the current sample, while older delays can be represented with lower orders. The methodology was evaluated in software through least squares identification and validation with the NMSE metric, in addition to a fixed-point VHDL implementation for hardware feasibility analysis. The results indicate that the decreasing distribution of orders along memory preserves model accuracy, improves the performance-to-coefficient ratio, and reduces structural complexity, with gains also observed after logic synthesis. Together, the evidence shows that the selective adjustment of orders along memory constitutes a consistent strategy to approximate modeling performance and implementation efficiency.

KEYWORDS

Nonlinear modeling, power amplifier, VHDL implementation

1 Introduction

PA operating near saturation exhibit pronounced nonlinearity and memory effects, which compromise the spectral quality of broadband signals. In modern wireless communication systems, this behavior becomes particularly critical, as spectral spreading and envelope distortion degrade transmission efficiency and hinder coexistence with adjacent channels [1]. In this scenario, digital pre-distortion relies on mathematical models capable of representing amplifier behavior with good accuracy and computational cost compatible with practical implementation.

Reference [2] early showed that memory modeling is essential for pre-distortion of broadband signals. Later, [3] consolidated this line by discussing behavioral approaches for power-amplifier modeling from a comparative perspective. In a broader design perspective, [4] and [5] discuss how trade-offs between linearity, efficiency, and complexity condition the choice of mathematical model and implementation architecture.

Within this context, polynomial models derived from the memory-polynomial family have become particularly attractive for

combining good representation capacity with relatively simple estimation [6]. In practical applications, [7] shows the importance of viable models for FPGA implementation, while [6], [8], and [9] explore polynomial and Volterra-inspired extensions to improve the behavioral description of power amplifiers. Generalized memory polynomial (GMP) and pruned Volterra models increase flexibility by adding cross-memory and selected higher-order kernels, but this usually expands the search space and the implementation burden.

Despite these advances, the traditional MP formulation adopts the same polynomial order for all memory branches, which may impose unnecessary operations when the contribution of older delays is already small. Different from GMP or pruned Volterra approaches, the proposal does not add new interaction kernels; it keeps the MP structure linear in the coefficients and changes only the maximum order allowed in each delay. This work therefore investigates an alternative formulation in which the maximum order is defined individually for each delay, concentrating greater complexity only on the most relevant terms.

In addition to algorithmic interest, this issue is particularly important when the model needs to be transported to digital platforms with constraints on area, operating frequency, and power consumption. In such scenarios, the number of coefficients, the depth of the multiplication chain, and the volume of registers cease to be secondary details and directly influence the viability of the solution. Thus, a slightly simpler model may be preferable to another marginally more accurate when the loss in NMSE is small and the gain in implementation cost is expressive.

With this background, the objective of this paper is to gather the main theoretical, experimental, and hardware results associated with the delay-dependent order hypothesis. The central contribution is not restricted to the mathematical formulation of the model, but also includes a joint reading between identification performance, parametric sensitivity, and architectural impact. In this way, the analysis seeks to answer not only whether the model reduces error, but whether this reduction remains technically justifiable when observed from the digital implementation viewpoint.

2 Proposed MP Model with Delay-dependent Polynomial Orders

The proposed model is described by

$$y(n) = \sum_{m=0}^M \sum_{p=1}^{P_m} h_{p,m} x(n-m) |x(n-m)|^{p-1} \quad (1)$$

where P_m represents the maximum order associated with delay m . The classic MP is recovered as a particular case when all orders are equal. The main advantage of this formulation is to preserve linearity in the parameters, allowing coefficient estimation by least squares with a potentially smaller regression matrix than the conventional model.

The central premise is that the most intense nonlinear conversion is in the current sample, while delayed samples mainly represent residual thermal, bias, trapping, and matching-network dynamics. Since these mechanisms tend to leave a decaying temporal signature, older delays can often use lower polynomial orders without losing the dominant AM/AM and AM/PM behavior. Under this hypothesis, the search for efficient configurations considers structural cost, using the Pareto frontier to identify better performance-complexity trade-offs.

This interpretation is especially suitable for PAs with short memory: the memory terms remain necessary, but their nonlinear order does not need to be uniform. Employing identical orders in all delays may therefore overparameterize branches whose physical contribution has already weakened.

From identification, specific orders per delay reduce uninformative terms, containing collinearity and clarifying coefficient interpretation. Instead of expanding indiscriminately, the proposal organizes complexity by expected relevance.

3 Methodology

To assess the benefits offered by the proposed model, this paper uses data collected from two PAs. Experimental datasets from an LDMOS PA and from a one-carrier GaN HEMT PA were considered. The GaN dataset corresponds to a class-AB amplifier excited by a 900 MHz carrier modulated by a 3GPP WCDMA signal with approximately 3.84 MHz bandwidth and sampled at 61.44 MSps. The LDMOS dataset is organized into extraction and validation partitions with 4,500 complex samples each. In both cases, the available data comprise complex input and output samples for model identification and validation.

For experimental evaluation, models with memory depth $M = 2$ and order combinations (P_0, P_1, P_2) ranging from 1 to 5 were considered. This choice produces a sufficiently broad search space to evidence sensitivity trends, without compromising comparative analysis between configurations. The adopted strategy consisted of estimating each configuration independently, recording its accuracy by means of the NMSE [10], and then relating this performance to the number of coefficients employed by the model. In this way, it was possible to observe not only which configuration offers the lowest error, but which ones remain competitive when incorporating structural cost into the analysis.

Performance was measured through NMSE [10],

$$\text{NMSE} = 10 \log_{10} \left(\frac{\sum |e(n)|^2}{\sum |y_{\text{real}}(n)|^2} \right) \quad (2)$$

comparing the measured amplifier output with the model-estimated output. Since NMSE normalizes the error energy by the reference signal energy, it allows direct comparison of models with different numbers of terms and different parameterization strategies. More negative values indicate better adherence between the model and the observed amplifier behavior.

In addition to software evaluation, two architectures were described in VHDL: the original MP version and the truncated version with delay-dependent orders. In hardware implementation, the focus was to verify how selective order reduction impacts the main synthesis metrics. This step is important because the practical usefulness of a behavioral model does not depend only on its fitting quality, but also on the possibility of being implemented with predictable cost on reconfigurable or dedicated platforms.

In terms of workflow, the methodology can be summarized in four steps: definition of candidate order sets; coefficient estimation by least squares; performance evaluation via NMSE; and finally, comparison between algorithmic cost and implementation cost. This chaining allows the analysis to go beyond the purely numerical level and reach a design perspective, more appropriate for digital pre-distortion applications in real systems.

4 Results

The experiments showed that model complexity should be concentrated in the current instant. In the analyzed LDMOS set, a complete model with $(P_0, P_1, P_2) = (5, 5, 5)$ reached NMSE of -38.47 dB, but the coefficient energy analysis indicated monotonic decay along delays. NMSE sensitivity confirmed this behavior, as illustrated in Fig. 1: when varying each branch individually between 1 and 5, the gain associated with P_0 was 6.66 dB, while P_1 and P_2 produced gains of 3.43 dB and 1.49 dB, respectively.

This result is relevant because it shows that the best absolute performance does not necessarily coincide with the most efficient configuration. Although the complete configuration is still the reference for highest accuracy, the difference between it and well-chosen truncated models becomes relatively small when compared to the complexity reduction obtained. In other words, a significant portion of the modeling capacity is already captured by a reduced set of terms, as long as the order distribution respects the relative importance of each delay.




Figure 1: NMSE sensitivity to orders P_0 , P_1 , and P_2 for the modeled LDMOS PA, highlighting the predominance of the current instant.

In addition to NMSE in the time domain, spectral analysis reinforces this interpretation. When observing the power spectral density of the signals involved, it is noted that configurations with better performance reduce modeling error also in regions adjacent to the main band, which is particularly relevant for digital pre-distortion applications, as shown in Fig. 2. The spectral evidence shows that increasing order in more important branches shifts the error to lower levels, while increments in less relevant delays produce comparatively modest gains.

Table 1 shows that a large part of the gain can be obtained with intermediate models, without the need to keep the maximum order at all delays. Configurations with decreasing orders preserve the observed trend and approach the performance of the complete model with a smaller number of coefficients.

In the exhaustive evaluation of 125 combinations, models such as (3, 2, 1), (4, 3, 2), and (5, 3, 2) offered the best compromise between number of coefficients and performance, as shown in Table 1. In both GaN and LDMOS, the parameter P_0 was primarily responsible for the NMSE improvement, while older delays quickly saturated at lower orders.

Another important aspect of the analysis is that the ranking of the best solutions does not depend only on the device under consideration, since the global trend remains consistent across the evaluated datasets. This strengthens the interpretation that the delay-dependent order hypothesis is not a one-off adjustment to a specific experiment, but rather a structural regularity of the modeling problem. Even when the absolute NMSE values vary across technologies, the relevance hierarchy among the memory branches remains similar.

From a design perspective, this stability is particularly useful. The recurrence of solutions with decreasing orders indicates a practical directive: starting with a higher order at zero delay and progres-

sively reducing complexity in subsequent delays tends to produce competitive solutions already in the first design iterations.

5 Hardware Evaluation and Pareto Frontier

The VHDL synthesis evaluation compared the classic MP architecture with the truncated version with delay-dependent orders. The cell and register counts reported in this section were obtained from fixed-point VHDL descriptions validated with GHDL and synthesized with Yosys. At this stage, the analysis corresponds to behavioral logic synthesis only, without place-and-route, and no specific FPGA board was targeted. The (5, 3, 2) configuration reduces by about 40% the main synthesis resources, maintaining NMSE close to the complete model, as shown in Table 1. This result reinforces that algorithmic simplification also translates into effective cost reduction in digital implementation.

From an architectural viewpoint, this reduction should not be interpreted only as savings in stored coefficients. The order reduction in less relevant branches implies fewer partial products, lower adder depth, and lower pressure on intermediate registers. In practice, this contributes to simplifying the data path and may facilitate timing closure in more aggressive frequency implementations.

Table 2 shows the comparison of hardware resources between the complete MP architecture and truncated versions.

Architecture	Coef.	Reduction	Cells	Registers
MP complete (5, 5, 5)	15	–	100%	100%
MP truncated (5, 3, 2)	10	40%	60%	60%
MP truncated (4, 3, 2)	9	40%	58%	58%

Table 2: Comparison of hardware resources between the complete MP architecture and truncated versions.

The Pareto frontier between hardware complexity and NMSE performance reveals that (4, 3, 2) and (5, 3, 2) dominate the solution space, as seen in Fig. 3. Configurations with higher orders in less relevant delays require more resources without proportional gains. Thus, selective polynomial order reduction preserves the useful model performance while favoring more compact architectures.

The Pareto frontier represents the non-dominated solutions, where one criterion cannot be improved without worsening the other. Here, it highlights that decreasing orders along memory delays offer the best balance between modeling accuracy and structural efficiency.

In the VHDL implementation, the truncated version maintained functional equivalence with the Python reference and reduced wires, wire bits, and registers by about 40%. For resource-constrained transmitters, the Pareto frontier formalizes when a small NMSE loss is acceptable in exchange for a more compact implementation.

6 Discussion




Figure 2: Spectral comparison between the input signal, the measured output, and the modeling errors for different order configurations of the modeled LDMOS PA.

Configuration	Coefficients	NMSE GaN	NMSE LDMOS
(1, 1, 1)	3	−21, 66 dB	−28, 71 dB
(3, 2, 1)	6	−25, 53 dB	−34, 75 dB
(4, 3, 2)	9	−25, 64 dB	−36, 31 dB
(5, 3, 2)	10	−25, 49 dB	−37, 00 dB
(5, 5, 5)	15	−26, 10 dB	−37, 51 dB

Table 1: Modeling performance for different order configurations and numbers of coefficients.




Figure 3: Pareto frontier illustrating the trade-off between model complexity (number of coefficients) and modeling performance (NMSE) for different polynomial order configurations.

The results allow interpreting the proposal from modeling and implementation perspectives. Compared with the complete MP, the delay-dependent order model accepts a small NMSE penalty in exchange for fewer coefficients, fewer nonlinear products, and a simpler data path. Compared with GMP and pruned Volterra alternatives, its main advantage is not maximum flexibility, but a conservative reduction rule that preserves the MP estimation structure and is easier to map to fixed-point hardware.

The hardware results make this trade-off explicit. The (5, 5, 5) model gives the best reference accuracy, whereas (5, 3, 2) and (4, 3, 2) remain close in NMSE with about 40% fewer synthesis resources in the evaluated architecture. Thus, the best design point depends on whether the system is limited by modeling error, available area, register pressure, or timing margin.

The work does not claim all amplifiers should use the same profile. It suggests that polynomial order need not be uniform, especially as memory depth grows and uniform high-order expansion rapidly increases coefficient count and hardware complexity.

7 Limitations and Future Work

The present evaluation is limited to the available WCDMA-based datasets, memory depth $M = 2$, NMSE-oriented validation, and behavioral VHDL synthesis without place-and-route on a specific FPGA. Future work should evaluate LTE and 5G NR waveforms, larger memory depths, ACPR and EVM metrics, and end-to-end validation in FPGA hardware, including timing, resource sharing, and fixed-point sensitivity.

8 Conclusion

The study confirms that the MP model with delay-dependent polynomial order is an efficient alternative for behavioral modeling of power amplifiers. The proposal preserves the accuracy of the clas-

sic MP, reduces the number of necessary terms, and favors more compact digital implementations. Sensitivity results showed that the greatest contribution to NMSE improvement is concentrated in the branch associated with the current instant, while older delays can be represented with lower orders without proportional performance loss.

From the implementation viewpoint, the VHDL analysis demonstrated that this complexity reorganization is not only a mathematical simplification, but a concrete architectural advantage. Configurations such as (4, 3, 2) and (5, 3, 2) stood out for combining good modeling performance with expressive synthesis resource reduction, making them particularly attractive for practical digital pre-distortion applications. As a consequence, the work offers a promising basis for applications with area and consumption constraints, maintaining consistency both in software evaluation and hardware validation.

9 Acknowledgments

The authors would like to thank CNPq and CAPES for the financial support.

10 References

- [1] Y. Yu and others, "Digital Predistortion of Millimeter-Wave GaN Power Amplifiers for 6G Integrated Communication, Sensing, and Power Transfer Scenarios," *IEEE Transactions on Microwave Theory and Techniques*, 2024.
- [2] J. Kim and K. Konstantinou, "Digital predistortion of wideband signals based on power amplifier model with memory," *Electronics Letters*, vol. 37, no. 23, pp. 1417–1418, 2001, doi: 10.1049/el:20010940.
- [3] J. C. Pedro and S. A. Maas, "A comparative overview of microwave and wireless power-amplifier behavioral modeling approaches," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, no. 4, pp. 1150–1163, 2005.
- [4] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*. Artech House, 2006, p. 456.
- [5] P. Kenington, *High Linearity RF Amplifier Design*. Artech House Publishers, 2000.
- [6] D. R. Morgan, Z. Ma, J. Kim, M. G. Zierdt, and J. Pastalan, "A generalized memory polynomial model for digital predistortion of RF power amplifiers," *IEEE Transactions on Signal Processing*, vol. 54, no. 10, pp. 3852–3860, 2006.
- [7] A. Kwan, F. Ghannouchi, O. Hammi, M. Helaloui, and M. Smith, "Look-up table-based digital predistorter implementation for field programmable gate arrays using long-term evolution signals with 60 MHz bandwidth," *IET Science, Measurement & Technology*, vol. 6, no. 3, pp. 181–188, 2012, doi: 10.1049/iet-smt.2011.0025.
- [8] M. Talemwa and others, "DSP hardware tradeoffs for digital predistortion based on pruned Volterra series," in *2025 IEEE Workshop on Signal Processing Systems (SiPS)*, IEEE, 2025, pp. 1–5.
- [9] Y. Li and others, "Crossband Generalized Memory Polynomial for Nonlinear Target Modeling and its Identification with Two-Tone Signals," in *2021 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC)*, IEEE, 2021, pp. 1–5.
- [10] M. S. Muha and others, "Validation of power amplifier nonlinear block models," in *1999 IEEE MTT-S International Microwave Symposium Digest*, IEEE, 1999, pp. 759–762.