ASMA Ver.	0. 7. 0 zvector- e7	7-04-BitCount	(Zvector	E7 VRR-	a instruction) 03 Jan 2025 20:55:04 Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
200	020201 0022		12224	2 *	***************	
				3 *		
				4 * 5 *	Evector Li instruction tests for vin a encoura.	
				6 *	1700 violet vector repuration count	
				7 * 8 *	_ 0	
				9 *	K Commence of the Commence of	
				10 * 11 *	* James Wekel January 2025 ***********************************	
				13 * 14 *	**************************************	
				15 *	basic instruction tests	

				18 * 19 * 20 *		
				21 *	Exceptions are not tested.	
				22 * 23 *	PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch	
				24 *	obvious coding errors. None of the tests are thorough. They are	
				25 * 26 *		
				27 * 28 *	**************************************	
				29 *	* *Testcase zvector-e7-04-BitCount	
				30 * 31 * 32 *	* * Zvector E7 instruction tests for VRR-a encoded:	
				33 *	* E750 VPOPCT - Vector Population Count	
				34 * 35 *		
				36 * 37 *	*	
				38 *	* * # This tests only the basic function of the instruction.	
				39 * 40 *	* * # Exceptions are NOT tested. * * #	
				41 *	*	
				42 * 43 *		
				44 *	sysclear	
				45 * 46 *	archl vl z/Arch	
				47 * 48 *	loadcore "\$(testpath)/zvector-e7-04-BitCount.core" 0x0	
				49 *	diag8cmd enable # (needed for messages to Hercules console)	
				50 * 51 *	runtest 10 # (2 secs if intrinsic used, 10 otherwise!) diag8cmd disable # (reset back to default)	
				52 *		
				53 * 54 *	Done	
				55 * 56 *		
				30 *		

ASMA Ver.	0.7.0 zvector-e7-0	4- Bi tCount	(Zvector	E7 VRR-a	instructio	n)	03 Jan 2025 20: 55: 04 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				113 *** 114 * 115 ***		**************************************	**********	
00000000		00000000 00000000	00002B17	116 ZVE 117 118		Γ 0 G ZVE7TST, RO	Low core addressability	
		00000140	00000000		OLDPSW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
	00000001 80000000	00000000	000001A0	121 122	ORG DC	ZVE7TST+X' 1A0' X' 0000000180000	z/Architecure RESTART PSW	
000001A8	00000000 00000200			123	DC	AD(BEGIN)		
	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	125 126 127	ORG DC DC	ZVE7TST+X' 1D0' X' 0002000180000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 1000'	
000001E0		000001E0	00000200	129	ORG	ZVE7TST+X' 200'	Start of actual test program	
					*****	**************************************	**************************************	
				136 *	Architectu Register U	re Mode: z/Arch sage:		
				137 * 138 * 139 *	R1-4	(work) (work)		
				140 * 141 * 142 *	R6- R7 R8	(work) First base regist		
				143 * 144 * 145 *	R10	Second base regis Third base regist E7TEST call retur	er	
				146 * 147 * 148 *	R12 R13	E7TESTS register (work) Subroutine call		
				149 * 150 * 151 ***	R15	Secondary Subrout	ine call or work ***********************************	
00000200 00000200 00000200		00000200 00001200 00002200		153 154 155	USIN	G BEGIN, R8 G BEGIN+4096, R9 G BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000200	0580	30000000		157 BEG	IN BALR	R8, 0	Initalize FIRST base register	
	0680			158 159	BCTR	R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800	161 162 163	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

LA

В

BAL

EQU

R1, SKT0001

R2, **MSG**

EOJ

message address

0000022A

000003A8

00000470

00000001

000002D0

000002C8

4520 81A8

000002CC 47F0 8270

200+

201+

202+

203+XC0001

ASMA Ver.	0. 7. 0 zvector- e7-	04-BitCount	(Zvector	E7 VRR-a instr	uction)	03 Jan 2025 20: 55: 04 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				205 ******	*****	* * * * * * * * * * * * * * * * * * * *	********
				206 *		Do tests in the E7TH	
				207 ******	*****	*******	*********
000002D0	58C0 8298		00000498	208 209	т	D19 _A(ETTECTC)	get table of test addresses
υυυυυωμυ	3000 0290		00000498	210	L	R12, =A(E7TESTS)	get table of test addresses
		000002D4	0000001	211 NEXTE7	EQU	*	
000002D4	5850 C000		0000000	212	L	R5, 0(0, R12)	get test address
000002D8 000002DA	1255 4780 811E		0000031E	213 214	LTR BZ	R5, R5 ENDTEST	have a test? done?
UUUUULDA	4700 OIIL		0000031E	215	DZ	ENDIESI	done:
000002DE		00000000		216	USING	E7TEST, R5	
00000000	4000 5004		00000004	217		DO TOMAS	
000002DE 000002E2	4800 5004 5000 8E04		00000004 00001004	218 219	LH ST	RO, TNUM RO, TESTING	save current test number
UUUUULEL	JUUU 0EU4		00001004	219 220	31	RU, IESTING	for easy reference
000002E6	E710 8E94 0006		00001094	221	VL	V1, V1FUDGE	
000002EC	58B0 5000		0000000	222	L	R11, TSUB	get address of test routine
000002F0	05BB			223 224	BALR	R11, R11	do test
000002F2	E310 5018 0014		0000018	225	LGF	R1, READDR	get address of expected result
000002F8	D50F 5028 1000	00000028	0000000	226	CLC	V10UTPUT, O(R1)	val i d?
000002FE	4770 810A		0000030A	227	BNE	FAILMSG	no, issue failed message
00000302	41C0 C004		00000004	228 229	LA	R12, 4(0, R12)	next test address
00000306	47F0 80D4		000002D4	230	B	NEXTE7	none cose udul oss

ASMA Ver.	0. 7. 0 zvector-e7-0	04-Bi tCount	(Zvector	E7 VRR-a instru	ucti on)	03 Jan 2025 20: 55: 04 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				232 ******** 233 * result 234 *	not a	s expected:	*********	
				235 * 236 ******		and instruction m4	umber, instruction under test	
0000030A	45F0 812C	0000030A	00000001 0000032C	237 FAILMSG 238	EQU BAL	* R15, RPTERROR		
				~ - 0	ue aft	**************************************	**********	
0000030E	5800 829C	0000030E	00000001 0000049C	242 243 FAILCONT 244		* RO, =F' 1'	set failed test indicator	
00000312	5000 8E00		00001000	245 246	ST	RO, FAILED		
00000316 0000031A	41C0 C004 47F0 80D4		00000004 000002D4	247 248	LA B	R12, 4(0, R12) NEXTE7	next test address	
				250 ******	*****		**********	
				202		ng; set ending psw **********	**********	
0000031E 00000322	5810 8E00 1211	0000031E	00000001 00001000	253 ENDTEST 254 255	EQU L LTR	* R1, FAI LED R1, R1	did a test fail?	
00000324 00000328	4780 8270 47F0 8288		00000470 00000488	256 257	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW	

2D' 0'

RO-R2 save area for MSG call

296 RPTDWSAV DC

00000398

ASMA Ver.	0. 7. 0 zvector-e7-0	4- Bi tCount	(Zvector	E7 VRR-a instr	ucti on)	03 Jan 2025 20: 55: 04 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				298 ******* 299 * 300 * 301 ******		HERCULES MESSAGE poin R2 = return address	**************************************	
000003A8 000003AC	4900 82A0 07D2		000004A0	303 MSG 304	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore	
000003AE	9002 81E4		000003E4	306	STM	RO, R2, MSGSAVE	Save registers	
	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	308 309 310	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum	
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	312 MSGOK 313 314	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer	
	4120 200A 4110 81F6		0000000A 000003F6	316 317	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command	
	83120008 4780 81DE		000003DE	319 320	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful	
000003D6 000003D8	1222 4780 81DE		000003DE	321 322 323	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue	
000003DC	0000			324 325	DC	Н' О'	CRASH for debugging purposes	
000003DE 000003E2	9802 81E4 07F2		000003E4	327 MSGRET 328	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller	
	00000000 00000000 D200 81FF 1000	000003FF	00000000	330 MSGSAVE 331 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction	
	D4E2C7D5 D6C8405C 40404040 40404040			333 MSGCMD 334 MSGMSG 335	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed	

ASMA Ver.	0.7.0 zvector-e7-0	4- Bi tCount	(Zvector	E7 VRR	l-a instr	ucti on)		03 Jan 2025 20: 55: 04 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				337 338 339	****** * *****	****** Normal *****	**************************************	**************************************	
00000460	00020001 80000000			341	EOJPSW	DC	OD' O' , X' 0002000	18000000', AD(0)	
00000470	B2B2 8260		00000460	343	E0J	LPSWE	EOJPSW	Normal completion	
00000478	00020001 80000000			345	FAILPSW	DC	OD' O' , X' 0002000	18000000', AD(X'BAD')	
00000488	B2B2 8278		00000478	347	FAI LTEST	LPSWE	FAI LPSW	Abnormal termination	
				350			ng Storage	*************	
0000048C 00000490	00000000 0000000			353 354	CTLRO		F F	CRO	
00000494				356		LTORG		Literals pool	
00000494 00000494 00000498	00000040 00002A3C 00000001			357 358 359			, =F' 64' =A(E7TESTS) =F' 1'	Literars poor	
000004A0 000004A2	0000 005F			360 361 362			=H' 0' =AL2(L' MSGMSG)		
				363 364	*	some c	constants		
		00000400 00001000 00010000 00100000	00000001 00000001 00000001 00000001	365	PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	369 370	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

MA Ver.	0. 7. 0 zvector- e7- 0)4- Bi tCount	(Zvector	E7 VRR-a ins	tructi on,)	03 Jan 2025 20: 55: 04 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				414 *****	*****	******	***********
				415 *	E7TES	T DSECT	
				416 *****	****	*****	*************
				410 E7TECT	DCECT		
000000	00000000			418 E7TEST 419 TSUB	DSECT DC	, A(0)	pointer to test
000004	0000			420 TNUM	DC	H' 00'	Test Number
000006	00			421	DC	X' 00'	_
000007	00			422 M3 423	DC	HL1' 00'	m4 used
800000	40404040 40404040			424 OPNAME	DC	CL8' '	E6 name
000010	0000000			425 V2ADDR	DC	A(0)	address of v2 source
000014 000018	00000000			426 RELEN	DC	A(0)	RESULT LENGTH
000018	00000000 00000000 00000000			427 READDR 428	DC DS	A(0) FD	result (expected) address
000028				429 V10UTP		XL16	gap V1 Output
000038	00000000 00000000			430	DS	FD	gap
				431 432 *	tost	routing will be	e here (from VRR-a macro)
				432 *	test	routine will De	e nere (from vma macro)
				434 *	follo	wed_by	
				435 *		EXPECTED RESUL	LT
		0000000	000000017	AOS SUESEC			
0010B4		00000000	00002B17	437 ZVE7TS 438	T CSECT DS	, OF	
001021				100	DO	VI	
				440 *****	*****	******	***********
				441 *	Macros to	o help build to	est tables **************
				442 *****			
				444 *			
				445 * macr	o to gen	erate individua	al test
				446 * 447	MACRO		
				447 448		&INST, &MB	
				449 .*			&INST - VRR-a instruction under test
				450 · *			&MB - m3 field
				451 452	CRI A	&TNUM	
				453 &TNUM		&TNUM+1	
				454			
				455 456	DS	OFD * D5	base for test data and test routine
				456 457	USING	· , kj	pase for test data and test routine
				458 T&TNUM	I DC	A(X&TNUM)	address of test routine
				459	DC	H' &TNUM	test number
				460 461	DC DC	X' 00' HL1' &M3'	MB
				462	DC DC	CL8' &I NST'	instruction name
				463	DC	A(RE&TNUM+16)	address of v2 source
				464	DC	A(16)	result length

LOC	OD LECT CODE	ADDD 1	(Zvector				03 Jan 2025 20: 55: 04 Page
	OBJECT CODE	ADDR1	ADDR2	STMT	20		
000113E	00			561+	DC	X' 00'	ND.
000113F 0001140	01 E5D7D6D7 C3E34040			562+ 563+	DC DC	HL1' 1' CL8' VPOPCT'	MB instruction name
0001140	000011A4			564+	DC DC	A(RE2+16)	address of v2 source
0001148 000114C	00001174			565+	DC	A(16)	result length
0001110	00001194			566+REA2	DC	A(RE2)	result address
0001158	0000000 00000000			567+	DS	FD	
0001160	0000000 00000000			568+V102	DS	XL16	gap V1 output
0001168	00000000 00000000						-
0001170	0000000 00000000			569 +	DS	FD	gap
0001170				570+* 571+X2	DC	0F	
0001178 0001178	E310 5010 0014		00000010	571+A2 572+	DS LGF	R1, V2ADDR	load v2 source
0001178 000117E	E761 0000 0806		00000010	573+	VL	v22, 0(R1)	use v22 to test decoder
001172	E766 0000 1C50		0000000	57 4 +		Γ V22, V22, 1	test instruction (dest is a source)
000118A			00001160	575 +	VST	V22, V102	save v1 output
0001190	07FB			576 +	BR	R11	return
001194				577+RE2	DC	0F	xl16 expected result
001194				578 +	DROP	R5	
001194				579	DC	XL16' 00000000000000	00000000000000000000000' expected result
00119C 0011A4	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			580	DC	VI 16! 0000000000000	00000000000000000000000000000000000000
0011A4 0011AC	0000000 0000000				DC	ALIO UUUUUUUUUUUUU	00000000000000000000000 v2
				581			
				582 * Word 583	VDD A	VDODCT 9	
0011B8				584+	DS DS	VPOPCT, 2 OFD	
0011B8		000011B8		585+	USI NG		base for test data and test routine
0011B8	000011F8	00001120		586+T3	DC	A(X3)	address of test routine
0011BC	0003			587+	DC	Н' 3'	test number
0011BE	00			588 +	DC	X' 00'	
0011BF	02			589 +	DC	HL1' 2'	MB
	E5D7D6D7 C3E34040			590 +	DC	CL8' VPOPCT'	instruction name
0011C8	00001224			591+	DC	A(RE3+16)	address of v2 source
0011CC 0011D0	00000010			592+ 593+REA3	DC DC	A(16)	result length
0011D0	00001214 00000000 00000000			593+KEAS 594+	DS DS	A(RE3) FD	result address
0011E0	0000000 0000000			595+V103	DS DS	XL16	gap V1 output
0011E8	0000000 00000000			00011100	DO	ALIO	vi oucpuc
	0000000 00000000			596 +	DS	FD	gap
0011F0				597 +*			
				598+X3	DS	OF	
0011F8	T040 F040 000					R1, V2ADDR	
0011F8 0011F8	E310 5010 0014		00000010	599+	LGF		load v2 source
0011F8 0011F8 0011FE	E761 0000 0806		00000010 00000000	600+	VL	v22, 0(R1)	use v22 to test decoder
0011F8 0011F8 0011FE 001204	E761 0000 0806 E766 0000 2C50		0000000	600+ 601+	VL VPOPC	v22, 0(R1) Γ V22, V22, 2	use v22 to test decoder test instruction (dest is a source)
0011F8 0011F8 0011FE 001204 00120A	E761 0000 0806 E766 0000 2C50 E760 5028 080E			600+ 601+ 602+	VL VPOPCT VST	v22, 0(R1) r V22, V22, 2 V22, V103	use v22 to test decoder test instruction (dest is a source) save v1 output
0011F8 0011F8 0011FE 001204 00120A 001210	E761 0000 0806 E766 0000 2C50		0000000	600+ 601+ 602+ 603+	VL VPOPC' VST BR	v22, 0(R1) F V22, V22, 2 V22, V103 R11	use v22 to test decoder test instruction (dest is a source) save v1 output return
0011F8 0011F8 0011FE 001204 00120A 001210 001214	E761 0000 0806 E766 0000 2C50 E760 5028 080E		0000000	600+ 601+ 602+	VL VPOPCT VST	v22, 0(R1) r V22, V22, 2 V22, V103	use v22 to test decoder test instruction (dest is a source) save v1 output
00011F8 00011F8 00011FE 0001204 0001210 0001214 0001214	E761 0000 0806 E766 0000 2C50 E760 5028 080E		0000000	600+ 601+ 602+ 603+ 604+RE3	VL VPOPCT VST BR DC	v22, 0(R1) r v22, v22, 2 v22, v103 R11 OF R5	use v22 to test decoder test instruction (dest is a source) save v1 output return
00011F0 00011F8 00011FE 0001204 000120A 0001210 0001214 0001214 0001214	E761 0000 0806 E766 0000 2C50 E760 5028 080E 07FB 00000000 00000000 00000000 00000000		0000000	600+ 601+ 602+ 603+ 604+RE3 605+ 606	VL VPOPCT VST BR DC DROP DC	v22, 0(R1) F V22, V22, 2 V22, V103 R11 OF R5 XL16' 0000000000000	use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
00011F8 00011FE 0001204 000120A 0001210 0001214 0001214 0001214 0001216 0001216	E761 0000 0806 E766 0000 2C50 E760 5028 080E 07FB 00000000 00000000 00000000 00000000 000000		0000000	600+ 601+ 602+ 603+ 604+RE3 605+	VL VPOPC' VST BR DC DROP	v22, 0(R1) F V22, V22, 2 V22, V103 R11 OF R5 XL16' 0000000000000	use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
00011F8 00011FE 0001204 000120A 0001210 0001214 0001214 0001214	E761 0000 0806 E766 0000 2C50 E760 5028 080E 07FB 00000000 00000000 00000000 00000000		0000000	600+ 601+ 602+ 603+ 604+RE3 605+ 606	VL VPOPCT VST BR DC DROP DC	v22, 0(R1) F V22, V22, 2 V22, V103 R11 OF R5 XL16' 0000000000000	use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
0011F8 0011F8 0011FE 001204 00120A 001210 001214 001214 001214 0012120	E761 0000 0806 E766 0000 2C50 E760 5028 080E 07FB 00000000 00000000 00000000 00000000 000000		0000000	600+ 601+ 602+ 603+ 604+RE3 605+ 606	VL VPOPCT VST BR DC DROP DC	v22, 0(R1) F V22, V22, 2 V22, V103 R11 OF R5 XL16' 0000000000000	use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result

ASMA ver.	0. 7. 0 zvector-e/-0	J4- B1 tCount	(Zvector	E/ VKK-a instr	uction)		03 Jan 2025 20: 55: 04 Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001238				611+	DS	OFD		
00001238		00001238		612+	USING		base for test data and test routine	
00001238	00001278	00001200		613+T4	DC	A(X4)	address of test routine	
0000123C	0004			614+	DC	H' 4'	test number	
0000123E	0004			615+	DC	X' 00'	cest number	
0000123E	03			616+	DC	HL1' 3'	MB	
0000123F	E5D7D6D7 C3E34040			617+		CL8' VPOPCT'	instruction name	
				618+	DC DC		address of v2 source	
00001248	000012A4					A(RE4+16)		
0000124C	0000010			619+	DC	A(16)	result length	
00001250	00001294			620+REA4	DC DS	A(RE4) FD	result address	
00001258	00000000 00000000			621+	DS DS	XL16	gap V1 output	
00001260	00000000 00000000			622+V104	אס	ALIO	vi output	
00001268	00000000 00000000			000.	DC	ED		
00001270	00000000 00000000			623+	DS	FD	gap	
00001070				624+*	DC	OF		
00001278	E210 5010 0014		00000010	625+X4	DS	OF	load vo course	
00001278	E310 5010 0014		00000010	626+	LGF	R1, V2ADDR	load v2 source	
0000127E	E761 0000 0806		0000000	627+	VL	v22, 0(R1)	use v22 to test decoder	
00001284	E766 0000 3C50		00001000	628+		Γ V22, V22, 3	test instruction (dest is a source)	
0000128A	E760 5028 080E		00001260	629+	VST	V22, V104	save v1 output	
00001290	07FB			630+	BR	R11	return	
00001294				631+RE4	DC	OF DE	xl16 expected result	
00001294	0000000 0000000			632+		R5	200000000000000000000000000000000000000	
00001294	00000000 00000000			633	DC	XL16 00000000000000	00000000000000000000000' expected result	
0000129C	00000000 00000000			694	DC	VI 16! 00000000000000	200000000000000000000000000000000000000	
000012A4 000012AC	00000000 00000000 0000000 00000000			634	DC	ALIO UUUUUUUUUUUUUU	00000000000000000000000000000000000000	
				635 636 * 637 * Byte				
000012B8				638 639+	VRR_A DS	VPOPCT, O OFD		
000012B8		000012B8		640 +	USING	*, R5	base for test data and test routine	
000012B8	000012F8			641+T5	DC	A(X5)	address of test routine	
000012BC	0005			642+	DC	H' 5'	test number	
000012BE	00			643+	DC	X' 00'		
000012BF	00			644+	DC	HL1' 0'	MB	
000012C0	E5D7D6D7 C3E34040			645+	DC	CL8' VPOPCT'	instruction name	
000012C8	00001324			646 +	DC	A(RE5+16)	address of v2 source	
000012CC	0000010			647+	DC	A(16)	result length	
000012D0	00001314			648+REA5	DC	$\underline{\mathbf{A}}(\mathbf{RE5})$	result address	
000012D8	00000000 00000000			649+	DS	FD	gap V1 output	
000012E0	00000000 00000000			650+V105	DS	XL16	V1 output	
000012E8	0000000 00000000							
000012F0	00000000 00000000			651+	DS	FD	gap	
000015==				652+*	D .C	0.77		
000012F8	E040 F040 0044		00000010	653+X5	DS	OF	1 1 0	
000012F8	E310 5010 0014		00000010	654+	LGF	R1, V2ADDR	load v2 source	
000012FE	E761 0000 0806		0000000	655+	VL	v22, 0(R1)	use v22 to test decoder	
00001304	E766 0000 0C50		00001000	656+		Γ V22, V22, 0	test instruction (dest is a source)	
0000130A	E760 5028 080E		000012E0	657+	VST	V22, V105	save v1 output	
00001310	07FB			658+	BR	R11	return	
00001314				659+RE5	DC	OF	xl16 expected result	
00001314 00001314 0000131C	08080808 08080808 08080808 08080808			660+ 661	DROP DC	R5 XL16' 0808080808080808	8080808080808080808' expected result	

LOC				C. I. WII.			
001004	OBJECT CO		R1 ADDR2	STMT	D.C.	VI 101 EEEEEEEEE	
	FFFFFFF FF			662	DC	XLIO FFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
				663 664 * Halfw	vord		
				665		VPOPCT, 1	
001338				666+	DS	OFD	
001338	00001070	00001	.338	667+	USING		base for test data and test routine
	00001378 0006			668+T6 669+	DC DC	A(X6) H' 6'	address of test routine test number
	0000			670+	DC DC	и о Х' 00'	test number
	01			671+	DC	HL1' 1'	MB
	E5D7D6D7 C3	E34040		672+	DC	CL8' VPOPCT'	instruction name
	000013A4			673+	DC	A(RE6+16)	address of v2 source
	0000010			674+	DC	A(16)	result length
	00001394	00000		675+REA6	DC	A(RE6)	result address
	0000000 000			676+	DS	FD	gap V1 output
	00000000 000			677+V106	DS	XL16	vi output
	00000000 000			678 +	DS	FD	gap
01070		00000		679+*	DO	10	8 ^u P
01378				680+X6	DS	0F	
	E310 5010 0		0000010	681 +	LGF	R1, V2ADDR	load v2 source
	E761 0000 0		00000000	682+	VL	v22, 0(R1)	use v22 to test decoder
	E766 0000 10		00001000	683+		Γ V22, V22, 1	test instruction (dest is a source)
	E760 5028 08 07FB	BUE	00001360	684+ 685+	VST BR	V22, V106 R11	save v1 output return
01394	U/FB			686+RE6	DC	OF	xl16 expected result
01394				687+	DROP	R5	Al to expected result
	00100010 00	100010		688	DC		01000100010001000100010' expected result
	00100010 00						
	FFFFFFF FF			689	DC	XL16' FFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
)013AC	FFFFFFF FF	FFFFFF		COO			
				690 691 * Word			
				692	VRR A	VPOPCT, 2	
013B8				693+	DS DS	OFD	
0013B8		00001	3 B8	694 +	USING	*, R 5	base for test data and test routine
	000013F8			695+T7	DC	A(X7)	address of test routine
	0007			696+	DC	H' 7'	test number
	00 02			697+ 698+	DC DC	X' 00' HL1' 2'	MB
	E5D7D6D7 C3	F3/0/0		699+	DC DC	CL8' VPOPCT'	instruction name
	00001424	LJTUTU		700+	DC	A(RE7+16)	address of v2 source
	0000010			701+	DC	A(16)	result length
013D0	00001414			702+REA7	DC	A(RE7)	result address
	00000000 00			703+	DS	FD	gap V1 output
	0000000 00			704+V107	DS	XL16	V1 output
	00000000 000			705	DC	ED	don
0013F0	0000000 00	00000		705+ 706+*	DS	FD	gap
0013F8				700+ 707+X7	DS	0F	
	E310 5010 0	014	0000010	707+A7 708+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0		00000000	709 +	VL	v22, 0(R1)	use v22 to test decoder
OIOLL					TID 0 D 01	T T100 T100 0	
001404	E766 0000 20 E760 5028 00		000013E0	710+ 711+	VPOPC' VST	Г V22, V22, 2 V22, V107	test instruction (dest is a source) save v1 output

								C	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001414				713+RE7	DC	0F	xl16 expected result		
001414				714+	DROP	R5	4		
001414	00000020 00000020			715	DC	XL16' 00000020000000	2000000200000020'	expected result	
00141C	00000020 00000020							1	
001424	FFFFFFFF FFFFFFFF			716	DC	XL16' FFFFFFFFFFFFF	'FFFFFFFFFFFFFFFF	$\mathbf{v2}$	
00142C	FFFFFFF FFFFFFF								
				717					
				718 * Double					
				719		VPOPCT, 3			
001438				720+	DS	OFD		_	
001438		00001438		721+	USING		base for test data an		
001438	00001478			722+T8	DC	$\mathbf{A}(\mathbf{X8})$	address of test routi	ne	
00143C	0008			723+	DC		test number		
00143E	00			724+	DC	X' 00'			
00143F	03			725+	DC		MB		
001440	E5D7D6D7 C3E34040			72 6 +	DC	CL8' VPOPCT'	instruction name		
001448	000014A4			727+	DC	A(RE8+16)	address of v2 source		
00144C	00000010			728+	DC		result length		
001450	00001494			729+REA8	DC	A(RE8)	result address		
001458	00000000 00000000			730+	DS	FD	gap V1 output		
001460	00000000 00000000			731+V108	DS	XL16	VI output		
001468	00000000 00000000			~~~					
001470	00000000 00000000			732+	DS	FD	gap		
				733+*					
001478				734+X8	DS	OF			
001478	E310 5010 0014		00000010	735+	LGF	R1, V2ADDR	load v2 source		
00147E	E761 0000 0806		0000000	736+	VL		use v22 to test decod		
001484	E766 0000 3C50		00001100	737+		Г V22, V22, 3	test instruction (des	st is a source)	
00148A	E760 5028 080E		00001460	738+	VST	V22, V108	save v1 output		
001490	07FB			739+	BR		return		
001494				740+RE8	DC	0F	xl16 expected result		
001494	00000000 00000000			741+	DROP	R5	4000000000000000000		
001494	00000000 00000040			742	DC	XL16' 000000000000000	4000000000000000040'	expected result	
	00000000 00000040 FFFFFFF FFFFFFF			743	DC	VI 16! DEDEEDEEDEEDE	FFFFFFFFFFFFFFFF	v2	
	FFFFFFF FFFFFFF			743	DC	ALIO FFFFFFFFFFF	TEFFEFFFFFFFF	٧L	
JULTAU				744					
				745 *					
				746 * case 1		ol e			
				747 *		· 			
				748 * Byte					
				749		VPOPCT, 0			
0014B8				750 +	DS	OFD			
0014B8		000014B8		751 +	USING	*, R5	base for test data an	d test routine	
0014B8	000014F8			752+T9			address of test routi	ne	
0014BC	0009			753+	DC		test number		
0014BE	00			754 +		X' 00'			
0014BF	00			755+			MB		
0014C0	E5D7D6D7 C3E34040			756+	DC		instruction name		
0014C8	00001524			757+	DC		address of v2 source		
0014CC	0000010			758 +	DC	A(16)	result length		
0014D0	00001514			759+REA9	DC	A(RE9)	result address		
1001 4 DO	0000000 00000000			760 +	DS	FD	gap V1 output		
0014D8				MA4 114 AA	DC	XL16	V1 output		
0014E0	0000000 00000000			761+V109	DS	VL10	vi oucpuc		
0014E0 0014E8	0000000 00000000			761+V109 762+	DS DS	FD	vi oucput		

813+REA11

DC

A(RE11)

result address

000015D0

	OR LECT. CODE	ADDD1	ADDDO	COT ME					Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0016BC	000D			864+	DC	H' 13'	test number		
0016BE	00			865+		<u>X'</u> 00'			
0016BF	00			866+	DC	HL1' 0'	MB		
0016C0	E5D7D6D7 C3E34040			867+	DC	CL8' VPOPCT'	instruction name		
0016C8	00001724			868+	DC	A(RE13+16)	address of v2 source		
0016CC	00000010			869+	DC	A(16)	result length		
0016D0	00001714			870+REA13	DC	A(RE13)	result address		
0016D8	00000000 00000000			871+	DS	FD	gap		
0016E0	00000000 00000000			872+V1013	DS	XL16	V1 output		
0016E8	00000000 00000000			070	D.C.	ED			
0016F0	00000000 00000000			873+	DS	FD	gap		
010E0				874+*	DC	OF.			
016F8	E010 5010 0014		00000010	875+X13	DS	OF	1 1 0		
016F8	E310 5010 0014		00000010	876+	LGF	R1, V2ADDR	load v2 source		
0016FE	E761 0000 0806		0000000	877+	VL VDODCI	v22, 0(R1)	use v22 to test decode		(م
001704	E766 0000 0C50		00001650	878+		V22, V22, 0	test instruction (dest	is a source	Je)
00170A	E760 5028 080E		000016E0	879+	VST	V22, V1013	save v1 output		
001710	07FB			880+ 881+RE13	BR DC	R11 0F	return		
001714 001714				881+KE13 882+	DROP	R5	xl16 expected result		
01714	00080202 00080303			883	DKUP DC	XL16' 00080202000803	20300080505000805051	expected re	ocul +
01714 00171C	00080505 00080505			000	ъС	ALIU UUUOUAUAUUUUOUS	00300000303000000000	expected re	zsui t
01710	00FF8811 00FF43C2			884	DC	VI 16' 00FFQQ1100FF43	C200FFF42F00FF37EC'	v2	
	00FFF42F 00FF37EC			004	DC	ALIU UUFFOOIIUUFF43	OCAUUTTT4ATUUTT3/EU	٧ &	
01720	00111421 00113720			885					
				886 * Halfwo	ord				
				887	VRR_A	VPOPCT, 1			
001738				888+	DS	OFD			
001738		00001738		889+	USING	*, R5	base for test data and	test routi	i ne
001738	00001778			890+T14	DC	A(X14)	address of test routin	e	
00173C	000E			891+	DC	H' 14'	test number		
00173E	00			892+	DC	X' 00'			
	01			893+	DC	HL1' 1'	MB		
	E5D7D6D7 C3E34040			894 +	DC	CL8' VPOPCT'	instruction name		
001748	000017A4			895 +	DC	A(RE14+16)	address of v2 source		
00174C	0000010			896+	DC	A(16)	result length		
001750	00001794			897+REA14	DC	A(RE14)	result address		
001758	00000000 00000000			898+	DS	FD	gap		
001760	00000000 00000000			899+V1014	DS	XL16	V1 output		
01768	00000000 00000000			000	D.C.	TID.			
01770	00000000 00000000			900+	DS	FD	gap		
01~~				901+*	D.C.	0.17			
001778	F010 F010 0011		00000010	902+X14	DS	OF	1 1 0		
001778	E310 5010 0014		00000010	903+		R1, V2ADDR	load v2 source		
00177E	E761 0000 0806		0000000	904+	VL	v22, 0(R1)	use v22 to test decode		>
01784	E766 0000 1C50		00001700	905+		V22, V22, 1	test instruction (dest	is a source	ce)
0178A	E760 5028 080E		00001760	906+	VST	V22, V1014	save v1 output		
001790	07FB			907+	BR	R11	return		
001794				908+RE14	DC	OF	xl16 expected result		
	00000010 00020002			909+	DROP	R5	0000000010000400001		1.4
				910	DC	XL16' 00000010000200	JUZUUUUU 1000U40006'	expected re	esul t
001794 001794									
001794 00179C	00000010 00040006			011	DC	VI 101 0000EEE00000	100000000000000000000000000000000000000	0	
001794 00179C 0017A4	00000010 00040006 0000FFFF 08800110			911	DC	XL16' 0000FFFF088001	100000FFFF0660468A'	v2	
001794 00179C 0017A4	00000010 00040006			911 912	DC	XL16' 0000FFFF088001	100000FFFF0660468A'	v2	

1097+V1021

0000000 00000000

00001AE0

DS

XL16

DC

1147 +

CL8' VCTZ'

E5C3E3E9 40404040

00001BC0

MB

instruction name

1197+T25

DC

A(X25)

address of test routine

00001CF8

00001CB8

DC

XL16' 000102030405060708090A0B0C0D0E0F'

 $\mathbf{v2}$

1248

00001D9C

00001DA4

03000100 02000100

LOC OBJECT CODE ADDR1 ADDR2 **STM 00001DAC 08090A0B 0C0D0E0F** 1249 1250 * Halfword 1251 VRR_A VCTZ, 1 1252+ 00001DB8 DS **OFD** 00001DB8 USING *, R5 00001DB8 1253+ base for test data and test routine 1254+T27 00001DB8 00001DF8 DC A(X27)address of test routine 00001DBC 001B 1255 +DC H' 27' test number X' 00' 00 1256+ DC 00001DBE 00001DBF 01 1257 +DC HL1'1' MBE5C3E3E9 40404040 1258+ DC CL8' VCTZ' 00001DC0 instruction name address of v2 source 00001E24 1259+DC A(RE27+16)00001DC8 00001DCC 0000010 1260 +DC A(16) result length 1261+REA27 A(RE27) 00001DD0 00001E14 DC result address 00001DD8 0000000 00000000 1262+ gap V1 output DS FD 0000000 00000000 00001DE0 1263+V1027 DS **XL16** 00001DE8 0000000 00000000 00001DF0 0000000 00000000 1264+ DS FD gap 1265+* 00001DF8 1266+X27 DS 0F 00001DF8 E310 5010 0014 00000010 1267+ LGF R1, V2ADDR load v2 source E761 0000 0806 1268+ v22, 0(R1)00001DFE 00000000 VL use v22 to test decoder 00001E04 E766 0000 1C52 1269 +**VCTZ** V22, V22, 1 test instruction (dest is a source) V22, V1027 00001E0A E760 5028 080E 00001DE0 1270+ **VST** save v1 output R11 1271+ BR 00001E10 07FB return 1272+RE27 DC 0F 00001E14 xl16 expected result 00001E14 1273+ DROP **R5** 00001E14 00000001 00080008 1274 DC XL16' 00000010008000800080007000C0004' expected result 00080007 000C0004 00001E1C 00001E24 FEDBFEDA F500F100 1275 DC XL16' FEDBFEDAF500F100F300F880F000FED0' v200001E2C F300F880 F000FED0 1276 1277 * Word 1278 VRR A VCTZ, 2 **OFD** 00001E38 1279 +DS USING *, R5 00001E38 00001E38 1280 +base for test data and test routine 00001E38 00001E78 1281+T28 DC A(X28)address of test routine 00001E3C 001C 1282 +DC H' 28' test number DC X' 00' 00001E3E 00 1283+ HL1'2' 1284+ DC 00001E3F 02 1285+ CL8' VCTZ' 00001E40 E5C3E3E9 40404040 DC instruction name 00001E48 00001EA4 1286+ DC A(RE28+16) address of v2 source 00001E4C 00000010 1287 +DC A(16) result length 1288+REA28 DC A(RE28) 00001E50 00001E94 result address 00001E58 0000000 00000000 1289 +DS gap V1 output FD 00001E60 0000000 00000000 1290+V1028 DS **XL16** 00001E68 0000000 00000000 1291+ DS FD 00001E70 0000000 00000000 gap 1292+* 1293+X28 DS 0F 00001E78 R1, V2ADDR 00001E78 E310 5010 0014 00000010 1294+ **LGF** load v2 source 00001E7E E761 0000 0806 00000000 1295+ VL v22, 0(R1)use v22 to test decoder E766 0000 2C52 1296 +**VCTZ** V22, V22, 2 test instruction (dest is a source) 00001E84 00001E8A E760 5028 080E 00001E60 1297+ **VST** V22, V1028 save v1 output 00001E90 07FB 1298+ BR **R11** return 0F 00001E94 1299+RE28 DC xl16 expected result

ASMA Ver.	0. 7. 0 zvector-e7-0	4-Bi tCount	(Zvector	E7 VRR-a instr	ucti on)		03 Jan 202	5 20: 55: 04 I	Page 30
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	00000001 00000008 00000007 00000004			1300+ 1301	DROP DC	R5 XL16' 0000001000000	008000000070000004'	expected res	sul t
00001EA4	FEDBFEDA F500F100 F300F880 F000FED0			1302	DC	XL16' FEDBFEDAF500F1	100F300F880F000FED0'	v2	
				1303 1304 * Double	word				
00001EB8				1305 1306+	VRR_A DS	VCTZ, 3 OFD			
00001EB8 00001EB8	00001EF8	00001EB8		1307+ 1308+T29	USI NG DC	*, R5 A(X29)	base for test data an address of test routi		ie
00001EBE	001D 00 03			1309+ 1310+ 1311+	DC DC DC	H' 29' X' 00' HL1' 3'	test number MB		
00001EC0 00001EC8	E5C3E3E9 40404040 00001F24 00000010			1312+ 1313+ 1314+	DC DC	CL8' VCTZ' A(RE29+16)	instruction name address of v2 source		
00001ED0 00001ED8	00001F14 00000000 00000000			1315+REA29 1316+	DC DC DS	A(16) A(RE29) FD	result length result address gap V1 output		
	00000000 00000000 00000000 00000000			1317+V1029	DS	XL16	V1 output		
00001EF0	00000000 00000000			1318+ 1319+*	DS	FD	gap		
	E310 5010 0014 E761 0000 0806		00000010 00000000	1320+X29 1321+ 1322+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decod	er	
00001F0A	E766 0000 3C52 E760 5028 080E 07FB		00001EE0	1323+ 1324+ 1325+	VCTZ VST BR	V22, V22, 3 V22, V1029 R11	test instruction (des save v1 output return	t is a source	e)
00001F14 00001F14				1326+RE29 1327+	DC DROP	OF R5	xl16 expected result		
00001F1C 00001F24	00000000 00000008 00000000 00000004 FEDBFEDA F500F100			1328 1329	DC DC		0080000000000000004' 100F300F880F000FED0'	expected res	sul t
00001F2C	F300F880 F000FED0			1330					
				1331 * 1332 * case 2		veri fi ed			
				1333 * 1334 * Byte 1335	VRR A	VCTZ, 0			
00001F38 00001F38 00001F38	00001F78	00001F38		1336+ 1337+ 1338+T30	DS USING DC	OFD	base for test data an address of test routi		ie
00001F3C 00001F3E	001E 00			1339+ 1340+	DC DC	H'30' X'00'	test number		
00001F40	00 E5C3E3E9 40404040 00001FA4			1341+ 1342+ 1343+	DC DC DC	HL1' 0' CL8' VCTZ' A(RE30+16)	MB instruction name address of v2 source		
00001F50	00000010 00001F94 00000000 00000000			1344+ 1345+REA30 1346+	DC DC DS	A(16) A(RE30)	result length result address		
00001F60	0000000 0000000 0000000 00000000 0000000			1347+V1030	DS DS	XL16	gap V1 output		
	0000000 0000000			1348+ 1349+*	DS	FD	gap		

ASMA Ver.	0.7.0 zvector-e7-0	4- Bi tCount	(Zvector	E7 VRR-a instr	ucti on))	03 Jan 2025 20: 55: 04 Page 3	1
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
Loc	ODGECT CODE	ADDIVI	IDDIC	SIM				
00001F78				1350+X30	DS	0F		
00001F78	E310 5010 0014		00000010	1351+	LGF	R1, V2ADDR	load v2 source	
00001F7E	E761 0000 0806		0000000	1352+	VL	v22, 0(R1)	use v22 to test decoder	
00001F84	E766 0000 0C52		00001E00	1353+	VCTZ	V22, V22, 0	test instruction (dest is a source)	
00001F8A 00001F90	E760 5028 080E 07FB		00001F60	1354+ 1355+	VST BR	V22, V1030 R11	save v1 output return	
00001F94	OTE			1356+RE30	DC DC	OF	xl16 expected result	
00001F94				1357+	DROP	R5	ATTO Expected Tesure	
00001F94	08000304 08000601			1358	DC		6010800020508000502' expected result	
00001F9C	08000205 08000502						•	
00001FA4				1359	DC	XL16' 00FF081000FF4	00200FF042000FF2004' v2	
00001FAC	00FF0420 00FF2004			1000				
				1360 1361 * Halfwo	nd			
				1362		VCTZ, 1		
00001FB8				1363+	DS DS	OFD		
00001FB8		00001FB8		1364+	USING		base for test data and test routine	
00001FB8	00001FF8			1365+T31	DC	A(X31)	address of test routine	
00001FBC	001F			1366+	DC	H' 31'	test number	
00001FBE	00			1367+	DC	X' 00'	NO.	
00001FBF 00001FC0	01			1368+ 1369+	DC DC	HL1' 1' CL8' VCTZ'	MB instruction name	
00001FC0	E5C3E3E9 40404040 00002024			1370+	DC DC	A(RE31+16)	address of v2 source	
00001FCC	00000010			1371+	DC	A(16)	result length	
00001FD0	00002014			1372+REA31	DC	A(RE31)	result address	
00001FD8	0000000 00000000			1373+	DS	FD	gap	
00001FE0	00000000 00000000			1374+V1031	DS	XL16	gap V1 output	
00001FE8	0000000 00000000			1077	DC	ED		
00001FF0	00000000 00000000			1375+ 1376+*	DS	FD	gap	
00001FF8				1377+X31	DS	0F		
00001FF8	E310 5010 0014		00000010	1378+	LGF	R1, V2ADDR	load v2 source	
00001FFE	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder	
	E766 0000 1C52			1380+		V22, V22, 1	test instruction (dest is a source)	
0000200A	E760 5028 080E		00001FE0	1381+	VST	V22, V1031	save v1 output	
00002010 00002014	07FB			1382+ 1383+RE31	BR DC	R11 0F	return xl16 expected result	
00002014				1384+	DROP	R5	Allo expected result	
00002014	00100000 00070008			1385	DC		008001000000000A0005' expected result	
0000201C	00100000 000A0005						1	
00002024	0000FFFF 00800100			1386	DC	XL16' 0000FFFF00800	1000000FFFF04000020' v2	
0000202C	0000FFFF 04000020			1907				
				1387 1388 * Word				
				1389 Word	VRR A	VCTZ, 2		
00002038				1390+	DS _	OFD		
00002038		00002038		1391+	USING		base for test data and test routine	
00002038	00002078			1392+T32	DC	A(X32)	address of test routine	
0000203C 0000203E	0020 00			1393+ 1394+	DC DC	H' 32' X' 00'	test number	
0000203E	02			1394+ 1395+	DC DC	HL1' 2'	MB	
00002031	E5C3E3E9 40404040			1396+	DC	CL8' VCTZ'	instruction name	
00002048	000020A4			1397+	DC	A(RE32+16)	address of v2 source	
0000204C	00000010			1398+	DC	A(16)	result length	
00002050	00002094			1399+REA32	DC	A(RE32)	result address	
00002058	00000000 00000000			1400+	DS	FD	gap	

						icti on)	•	03 Jan 2025 20: 55: 04 Page 32
LOC		OBJECT CODE	ADDR1	ADDR2	STMF			
00002		00000000 00000000 00000000 00000000			1401+V1032	DS	XL16	V1 output
00002		00000000 00000000			1402+ 1403+*	DS	FD	gap
00002	078				1404+X32	DS	OF	
00002		E310 5010 0014		00000010	1405+	LGF	R1, V2ADDR	load v2 source
00002		E761 0000 0806		00000000	1406+	VL	v22, 0(R1)	use v22 to test decoder
00002		E766 0000 2C52 E760 5028 080E		00002060	1407+ 1408+	VCTZ VST	V22, V22, 2 V22, V1032	test instruction (dest is a source)
00002		07FB		00002000	1409+	BR	R11	save v1 output return
00002		0.12			1410+RE32	DC	0F	xl16 expected result
00002					1411+	DROP	R5	•
00002		00000020 00000000			1412	DC	XL16' 00000020000000	000000000F00000010' expected result
00002		0000000F 00000010 0000000 FFFFFFF			1413	DC	VI 16' 00000000FFFFF	FFF000080000010000' v2
00002		00008000 00010000			1415	ьс	ALIO OOOOOOOTTITI	11100000000000000000000000000000000000
00002	0.10				1414			
					1415 * Doubles			
00000	ODO				1416		VCTZ, 3	
00002			000020B8		1417+ 1418+	DS USING	OFD * D 5	base for test data and test routine
00002		000020F8	00002000		1410+ 1419+T33	DC	A(X33)	address of test routine
00002		0021			1420+	DC	Н' 33'	test number
00002		00			1421+	DC	X' 00'	
00002		03			1422+	DC	HL1'3'	MB
00002		E5C3E3E9 40404040 00002124			1423+ 1424+	DC DC	CL8' VCTZ' A(RE33+16)	instruction name address of v2 source
00002		00002124			1424+ 1425+	DC DC	A(RESS+10) A(16)	result length
00002		00002114			1426+REA33	DC	A(RE33)	result address
00002		0000000 00000000			1427+	DS	FD	gap V1 output
00002		00000000 00000000			1428+V1033	DS	XL16	V1 output
00002 00002		00000000 00000000 0000000 00000000			1429+	DS	FD	dan
00002	OI O	0000000 0000000			1429+ 1430+*	DS	T D	gap
00002	0F8				1431+X33	DS	OF	
00002		E310 5010 0014		0000010	1432+	LGF	R1, V2ADDR	load v2 source
00002		E761 0000 0806		00000000	1433+	VL	v22, 0(R1)	use v22 to test decoder
00002 00002		E766 0000 3C52 E760 5028 080E		000020E0	1434+ 1435+	VCTZ VST	V22, V22, 3 V22, V1033	test instruction (dest is a source) save v1 output
00002		07FB		JUUUAUEU	1435+ 1436+	BR	R11	return
00002	114				1437+RE33	DC	0F	xl16 expected result
00002		000000000000000000000000000000000000000			1438+	DROP	R5	•
00002		0000000 00000040			1439	DC	XL16' 000000000000000	0400000000000000000' expected result
00002 00002		00000000 00000000 0000000 00000000			1440	DC	XI.16' 00000000000000	000FFFFFFFFFFFFF v2
00002		FFFFFFF FFFFFFF				DC	MIO 000000000000000000000000000000000000	OVOLLI I I I I I I I I I I I I I I I I I I
					1441 1442 * Doubley	word		
					1443	VRR_A	VCTZ, 3	
00002			00000100		1444+	DS	OFD * DE	have Contract data and test
00002 00002		00002178	00002138		1445+ 1446+T34	USI NG DC	*, R5 A(X34)	base for test data and test routine address of test routine
00002		00002178			1440+134 1447+	DC DC	H' 34'	test number
00002	13E	00			1448+	DC	X' 00'	
00002		03			1449+	DC	HL1'3'	MB
00002	140	E5C3E3E9 40404040			1450+	DC	CL8' VCTZ'	instruction name

ASMA Ver.	0. 7. 0 zvector- e7- 04	- Bi tCount	(Zvector	E7 VRR-a instr	ructi on)	03 Jan 2025 20: 55: 04 Page 33
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00002148 0000214C 00002150 00002158 00002160 00002168	000021A4 00000010 00002194 00000000 00000000 00000000 00000000 000000			1451+ 1452+ 1453+REA34 1454+ 1455+V1034	DC DC DC DS DS	A(RE34+16) A(16) A(RE34) FD XL16	address of v2 source result length result address gap V1 output
00002100	0000000 00000000			1456+ 1457+*	DS	FD	gap
00002178 00002178 0000217E 00002184 0000218A 00002190	E310 5010 0014 E761 0000 0806 E766 0000 3C52 E760 5028 080E 07FB		00000010 00000000 00002160	1458+X34 1459+ 1460+ 1461+ 1462+ 1463+	DS LGF VL VCTZ VST BR	OF R1, V2ADDR v22, O(R1) V22, V22, 3 V22, V1034 R11	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output return
00002194 00002194 00002194 0000219C	00000000 00000017 00000000 00000018			1464+RE34 1465+ 1466	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result 01700000000000000018' expected result
000021A4 000021AC	00000000 00800000 00000000 01000000			1467 1468	DC	VIIO 00000000000000000000000000000000000	00000000001000000' v2

1572+V1038

DS

XL16

00002360

DC

DC

1621+

1622+

0000243F

00002440

01

E5C3D3E9 40404040

HL1' 1'

CL8' VCLZ'

MB

instruction name

ASMA Ver.	0. 7. 0 zvector-e7-0	04-Bi tCount	(Zvector	E7 VRR-a instr	ucti on))	03 Jan 2025 20: 55: 04 Page 37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002448	000024A4			1623+	DC	A(RE40+16)	address of v2 source
0000244C	00000010			1624+	DC	A(16)	result length
00002450	00002494			1625+REA40	DC	A(RE40)	result address
00002458	0000000 00000000			1626+	DS	FD	
00002460	0000000 00000000			1627+V1040	DS	XL16	gap V1 output
00002468	0000000 00000000						1
00002470	0000000 00000000			1628+ 1629+*	DS	FD	gap
00002478				1630+X40	DS	0F	
00002478	E310 5010 0014		00000010	1631+	LGF	R1, V2ADDR	load v2 source
000247E	E761 0000 0806		0000000	1632+	VL	v22, 0(R1)	use v22 to test decoder
00002484	E766 0000 1C53		00000400	1633+	VCLZ	V22, V22, 1	test instruction (dest is a source)
0000248A	E760 5028 080E		00002460	1634+	VST	V22, V1040	save v1 output
00002490	07FB			1635+	BR	R11	return
00002494				1636+RE40	DC	0F	xl16 expected result
00002494				1637+	DROP	R5	000000000000000000000000000000000000000
00002494	00000000 00000000			1638	DC	XL16, 000000000000000	0000000000000000000000' expected result
0000249C	0000000 00000000			4000	D.C.	*** 4.61 ************************************	
000024A4 000024AC	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1639	DC	XL16' FFFFFFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
70002 1110	***************************************			1640			
				1641 * Word			
				1642	VRR A	VCLZ, 2	
00024B8				1643+	DS DS	OFD	
00024B8		000024B8		1644+	USING		base for test data and test routine
000024B8	000024F8	00002120		1645+T41	DC	A(X41)	address of test routine
000024BC	0029			1646+	DC	H' 41'	test number
000024BE	00			1647+	DC	X' 00'	cose number
000024BF	02			1648+	DC	HL1' 2'	MB
000024C0	E5C3D3E9 40404040			1649+	DC	CL8' VCLZ'	instruction name
000024C8	00002524			1650+	DC	A(RE41+16)	address of v2 source
000024CC	00000010			1651+	DC	A(16)	result length
000024D0	00002514			1652+REA41	DC	A(RE41)	result address
000024D8	0000000 00000000			1653+	DS		
000024E0	0000000 00000000			1654+V1041	DS	XL16	gap V1 output
000024E8	00000000 00000000						
000024F0	00000000 00000000			1655+	DS	FD	gap
				1656+*	~~		
000024F8	F040 F040 0044		00000010	1657+X41	DS	OF	1 1 0
000024F8	E310 5010 0014		00000010	1658+	LGF	R1, V2ADDR	load v2 source
000024FE	E761 0000 0806		0000000	1659+	VL	v22, 0(R1)	use v22 to test decoder
00002504	E766 0000 2C53		00000450	1660+	VCLZ	V22, V22, 2	test instruction (dest is a source)
0000250A	E760 5028 080E		000024E0	1661+	VST	V22, V1041	save v1 output
00002510	07FB			1662+	BR	R11	return
00002514				1663+RE41	DC	OF DE	xl16 expected result
00002514	000000000000000000000000000000000000000			1664+	DROP	R5	000000000000000000000000000000000000000
00002514	00000000 00000000			1665	DC	XL16, 000000000000000	00000000000000000000000' expected result
0000251C	0000000 00000000			1000	D.C.	WI 401 DEPENDENCE	
00002524 0000252C	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1666	DC	XL16 PFFFFFFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	TITITITE TITITITE			1667			
				1668 * Double	word		
				1669		VCLZ, 3	
00002538				1670+	DS DS	OFD	
00002538		00002538		1671+	USING		base for test data and test routine
	00002578	000000		1672+T42	DC	A(X42)	address of test routine
.000~000	0000010				20	()	and the victor is defined as a second

 $\mathbf{v2}$

ASMA Ver.	0. 7. 0 zvector- e7- 0	<pre>)4-BitCount (Zvect</pre>	tor E7 VRR-a inst	cructi on)	03 Jan 2025 20: 55: 04 Page
LOC	OBJECT CODE	ADDR1 ADDR2	2 STMF			
0000253C	002A		1673+	DC	H' 42'	test number
	002A 00		1674+	DC	X' 00'	test number
0000253E	03		1675+	DC	HL1'3'	MB
	E5C3D3E9 40404040		1676+	DC	CL8' VCLZ'	instruction name
	000025A4		1677+	DC	A(RE42+16)	address of v2 source
	00000010		1678+	DC	A(16)	result length
	00002594		1679+REA42	DC	A(RE42)	result address
	00000000 00000000		1680+	DS	FD	gap
	00000000 00000000		1681+V1042	DS	XL16	V1 output
	0000000 00000000					
00002570	0000000 00000000		1682+	DS	FD	gap
			1683+*			<u> </u>
00002578			1684+X42	DS	0F	
00002578	E310 5010 0014	000000	010 1685+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806	000000	000 1686+	VL	v22, 0(R1)	use v22 to test decoder
	E766 0000 3C53		1687+		V22, V22, 3	test instruction (dest is a source)
	E760 5028 080E	000025		VST	V22, V1042	save v1 output
00002590	07FB	000020	1689+	BR	R11	return
00002594	0.12		1690+RE42	DC	0F	xl16 expected result
00002594			1691+		R5	Allo expected result
	0000000 00000000		1692	DC	_	00000000000000000000000000' expected result
	0000000 0000000		1002	DC	ALIO OUOOOOOO	oooooooooooooooooooooooooooooooooooooo
	FFFFFFF FFFFFFF		1693	DC	YI 16' FEFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	FFFFFFF FFFFFFF		1093	ЪС	ALIO FFFFFFFF	rrrrrrrrrrrrrrrrrr v2
UUUU&JAC	FFFFFF FFFFFF		1694			
			1094			
			1696 * case 1697 *		pre	
			1698 * Byte			
				VDD A	VCI 7 O	
00000570			1699		VCLZ, 0	
000025B8		00000570	1700+		OFD * DF	have for took data and took mouthing
000025B8	00000750	000025B8	1701+	USING		base for test data and test routine
	000025F8		1702+T43		A(X43)	address of test routine
	002B		1703+		H' 43'	test number
000025BE	00		1704+	DC	X' 00'	
	00		1705+	DC	HL1'0'	MB
	E5C3D3E9 40404040		1706+	DC	CL8' VCLZ'	instruction name
000025C8	00002624		1707+	DC	A(RE43+16)	address of v2 source
000025CC	0000010		1708+	DC	A(16)	result length
000025D0	00002614		1709+REA43	DC	A(RE43)	result address
000025D8	00000000 00000000		1710+	DS	FD	gap
	00000000 00000000		1711+V1043	DS	XL16	gap V1 output
	0000000 00000000					
000025F0	0000000 00000000		1712+	DS	FD	gap
			1713+*			<u> </u>
000025F8			1714+X43	DS	OF	
000025F8	E310 5010 0014	000000		LGF	R1, V2ADDR	load v2 source
000025FE	E761 0000 0806	000000		VL	v22, 0(R1)	use v22 to test decoder
00002604	E766 0000 0C53	33330	1717+	VCLZ	V22, V22, 0	test instruction (dest is a source)
0000260A	E760 5028 080E	000025		VST	V22, V1043	save v1 output
00002610	07FB	000020	1719+	BR	R11	return
00002614	V.11		1713+ 1720+RE43	DC	OF	xl16 expected result
				DV.	VI	ALIU CAPCCICU ICGUIL
						•
00002614	08070606 05050505		1721+	DROP	R5	<u>-</u>
00002614 00002614	08070606 05050505 04040404 04040404				R5	05050504040404040404' expected result

DC

XL16' 000102030405060708090A0B0C0D0E0F'

1723

00002624 00010203 04050607

	0. 7. 0 zvector-e7-0	J4- B1 CCOUNT	(Zvector	E/ VKK-a instr	uction,)	03 Jan 2025 20: 55: 04 Page 39
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
0000262C	08090A0B OCODOEOF						
				1724			
				1725 * Halfwo			
				1726		VCLZ, 1	
00002638		0000000		1727+	DS	OFD	
00002638 00002638	00002678	00002638		1728+ 1729+T44	USI NG DC	т, ко A(X44)	base for test data and test routine address of test routine
0000263C	0002078 002C			1729+144 1730+	DC	H' 44'	test number
0000263E	00			1731+	DC	X' 00'	cese number
0000263F	01			1732+	DC	HL1' 1'	M3
00002640	E5C3D3E9 40404040			1733+	DC	CL8' VCLZ'	instruction name
00002648	000026A4			1734+	DC	A(RE44+16)	address of v2 source
0000264C 00002650	00000010 00002694			1735+ 1736+REA44	DC DC	A(16) A(RE44)	result length result address
00002658	00002034			1730+KEA44 1737+	DS	FD	
00002660	0000000 00000000			1738+V1044	DS DS	XL16	gap V1 output
	0000000 00000000						P
00002670	0000000 00000000			1739+	DS	FD	gap
00000070				1740+*	D.C.	O.F.	
00002678 00002678	E310 5010 0014		0000010	1741+X44 1742+	DS LGF	OF R1, V2ADDR	load v2 source
0000267E	E761 0000 0806		00000010	1742+ 1743+	VL	v22, 0(R1)	use v22 to test decoder
00002671	E766 0000 1C53		0000000	1744+	VCLZ	V22, V22, 1	test instruction (dest is a source)
0000268A	E760 5028 080E		00002660	1745+	VST	V22, V1044	save v1 output
00002690	07FB			1746+	BR	R11	return
00002694				1747+RE44	DC	OF	xl16 expected result
$00002694 \\ 00002694$	0000000 0009000В			1748+	DROP	R5	
				1710	111		OOROOOAOOOAOOOA' oynootad macult
				1749	DC	XL16, 000000000000000	00B000A0004000C0004' expected result
00002034 0000269C 000026A4	000A0004 000C0004 BDEFADEF 005F001F			1749 1750	DC DC		00B000A0004000C0004' expected result 01F003F088F000F0DEF' v2
0000269C 000026A4	000A0004 000C0004			1750			1
0000269C 000026A4	000A0004 000C0004 BDEFADEF 005F001F			1750 1751			1
0000269C 000026A4	000A0004 000C0004 BDEFADEF 005F001F			1750 1751 1752 * Word	DC	XL16' BDEFADEF005F0	1
0000269C 000026A4 000026AC	000A0004 000C0004 BDEFADEF 005F001F			1750 1751 1752 * Word 1753	DC VRR_A	XL16' BDEFADEF005F0 VCLZ, 2	1
0000269C 000026A4 000026AC	000A0004 000C0004 BDEFADEF 005F001F	000026B8		1750 1751 1752 * Word 1753 1754+	DC VRR_A DS	XL16' BDEFADEF005F0 VCLZ, 2 OFD	01F003F088F000F0DEF' v2
0000269C 000026A4 000026AC	000A0004 000C0004 BDEFADEF 005F001F	000026B8		1750 1751 1752 * Word 1753	DC VRR_A	XL16' BDEFADEF005F0 VCLZ, 2 OFD	1
0000269C 000026A4 000026AC 000026B8 000026B8 000026B8	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+	VRR_A DS USING DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45'	01F003F088F000F0DEF' v2 base for test data and test routine
0000269C 000026A4 000026AC 000026B8 000026B8 000026B8 000026BC 000026BE	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+	VRR_A DS USING DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00'	01F003F088F000F0DEF' v2 base for test data and test routine address of test routine test number
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026BF	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+	VRR_A DS USING DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2'	01F003F088F000F0DEF' v2 base for test data and test routine address of test routine test number M3
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026BF 000026CO	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+	VRR_A DS USING DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ'	01F003F088F000F0DEF' v2 base for test data and test routine address of test routine test number MB instruction name
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026BF 000026C0 000026C8	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+	VRR_A DS USING DC DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16)	base for test data and test routine address of test routine test number MB instruction name address of v2 source
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BC 000026BF 000026CO 000026CC 000026CC	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45	VRR_A DS USING DC DC DC DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45)	01F003F088F000F0DEF' v2 base for test data and test routine address of test routine test number MB instruction name
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BC 000026BF 000026C0 000026CC 000026CC 000026D0 000026D0	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+	VRR_A DS USING DC DC DC DC DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026C0 000026C0 000026CC 000026CC 000026D0 000026D0	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45	VRR_A DS USING DC DC DC DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45)	base for test data and test routine address of test routine test number M3 instruction name address of v2 source result length
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026C0 000026C0 000026CC 000026D0 000026D0 000026E0 000026E0	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045	VRR_A DS USING DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026C0 000026C0 000026CC 000026CC 000026D0 000026D0	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045	VRR_A DS USING DC DC DC DC DC DC DC DC DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BE 000026C0 000026C0 000026CC 000026D0 000026D0 000026E0 000026E0	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045	VRR_A DS USING DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap
0000269C 000026A4 000026AC 000026B8 000026B8 000026BC 000026BC 000026C0 000026CC 000026CC 000026CC 000026D0 000026E0 000026E0 000026F8	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8	00000010	1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045 1766+ 1767+* 1768+X45 1769+	VRR_A DS USI NG DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16 FD OF R1, V2ADDR	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap load v2 source
000026A4 000026A4 000026AC 000026B8 000026B8 000026BE 000026BE 000026C0 000026C0 000026CC 000026CC 000026D0 000026E8 000026F0 000026F8 000026F8	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8	00000010	1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045 1766+ 1767+* 1768+X45 1769+ 1770+	VRR_A DS USING DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16 FD OF R1, V2ADDR v22, O(R1)	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap load v2 source use v22 to test decoder
000026A4 000026A4 000026AC 000026B8 000026B8 000026BE 000026BE 000026C0 000026CC 000026CC 000026D0 000026E0 000026F8 000026F8 000026F8 000026F8 000026F8	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8	00000000	1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045 1766+ 1767+* 1768+X45 1769+ 1770+ 1771+	VRR_A DS USING DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16 FD OF R1, V2ADDR v22, O(R1) V22, V22, 2	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap load v2 source use v22 to test decoder test instruction (dest is a source)
000026A4 000026AC 000026B8 000026B8 000026B8 000026BE 000026BF 000026C0 000026CC 000026D0 000026E0 000026E0 000026F8 000026F8 000026F8 000026F8 000026F8 00002704 0000270A	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8		1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045 1766+ 1767+* 1768+X45 1769+ 1770+ 1771+ 1772+	VRR_A DS USING DC C DC C DC C C C C C C C C C C C C C C C C C C C	VCLZ, 2 0FD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16 FD OF R1, V2ADDR v22, 0(R1) V22, V22, 2 V22, V1045	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output
000026AC 000026AC 000026AC 000026B8 000026B8 000026BC 000026BE 000026CC 000026CC 000026CC 000026CC 000026ED 000026EB 000026FB 000026FB 000026FB	000A0004 000C0004 BDEFADEF 005F001F 003F088F 000F0DEF 000026F8 002D 00 02 E5C3D3E9 40404040 00002724 00000010 00002714 00000000 00000000 00000000 00000000 000000	000026B8	00000000	1750 1751 1752 * Word 1753 1754+ 1755+ 1756+T45 1757+ 1758+ 1759+ 1760+ 1761+ 1762+ 1763+REA45 1764+ 1765+V1045 1766+ 1767+* 1768+X45 1769+ 1770+ 1771+	VRR_A DS USING DC	VCLZ, 2 OFD *, R5 A(X45) H' 45' X' 00' HL1' 2' CL8' VCLZ' A(RE45+16) A(16) A(RE45) FD XL16 FD OF R1, V2ADDR v22, O(R1) V22, V22, 2	base for test data and test routine address of test routine test number MB instruction name address of v2 source result length result address gap V1 output gap load v2 source use v22 to test decoder test instruction (dest is a source)

ASMA Ver.	0. 7. 0 zvector-e7-	04-BitCount	(Zvector	E7 VRR-a instr	ucti on)		03 Jan 202	5 20: 55: 04 P	age 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	00000000 00000009 0000000A 0000000C			1775+ 1776	DROP DC	R5 XL16' 000000000000000	0090000000A000000C'	expected res	sul t
00002724	BDEFADEF 005F001F 003F088F 000F0DEF			1777	DC	XL16' BDEFADEF005F00)1F003F088F000F0DEF'	v2	
				1778 1779 * Double 1780		VCLZ, 3			
00002738 00002738	00009770	00002738		1781+ 1782+	DS USI NG	OFD *, R5	base for test data an		ıe
0000273C 0000273E	00002778 002E 00			1783+T46 1784+ 1785+	DC DC DC	A(X46) H' 46' X' 00'	address of test routi test number	ne	
00002740	03 E5C3D3E9 40404040 000027A4			1786+ 1787+ 1788+	DC DC DC	HL1'3' CL8' VCLZ' A(RE46+16)	MB instruction name address of v2 source		
0000274C 00002750	00000010 00002794			1789+ 1790+REA46	DC DC	A(16) A(RE46)	result length result address		
00002760	00000000 00000000 0000000 00000000 000000			1791+ 1792+V1046	DS DS	FD XL16	gap V1 output		
00002770	00000000 00000000			1793+ 1794+*	DS	FD	gap		
0000277E	E310 5010 0014 E761 0000 0806		00000010 00000000	1795+X46 1796+ 1797+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decod	er	
0000278A	E766 0000 3C53 E760 5028 080E 07FB		00002760	1798+ 1799+ 1800+	VCLZ VST BR	V22, V22, 3 V22, V1046 R11	test instruction (des save v1 output return	t is a source	e)
00002794 00002794				1801+RE46 1802+	DC DROP	OF R5	xl16 expected result		1.
0000279C 000027A4	00000000 00000000 00000000 0000000A BDEFADEF 005F001F 003F088F 000F0DEF			1803 1804	DC DC		00000000000000000000000000000000000000	expected res	sul t
000027AC	OUSTOOST OUOTODES								
				1807 * case 2 1808 * 1809 * Byte					
000027B8 000027B8		000027B8		1810 1811+ 1812+	VRR_A DS USING	VCLZ, 0 OFD *. R5	base for test data an	d test routin	ıe.
000027B8 000027BC	000027F8 002F	00002120		1813+T47 1814+	DC DC	A(X47) H' 47'	address of test routi test number		
000027BF	00 00 E5C3D3E9 40404040			1815+ 1816+ 1817+	DC DC DC	X' 00' HL1' 0' CL8' VCLZ'	MB instruction name		
000027C8 000027CC	00002824 00000010			1818+ 1819+	DC DC	A(RE47+16) A(16)	address of v2 source result length		
000027D8 000027E0	00002814 00000000 00000000 0000000 00000000			1820+REA47 1821+ 1822+V1047	DC DS DS	A(RE47) FD XL16	result address gap V1 output		
	00000000 00000000			1823+ 1824+*	DS	FD	gap		

DS

FD

gap

1875 +

000028D8

Model March Marc	ASMA Ver.	0. 7. 0 zvector-e7-0	4-Bi tCount	(Zvector	E7 VRR-a instr	ucti on))	03 Jan 2025 20: 55: 04 Page
1875 1875	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
1877 1877 1878					1876+V1049	DS	XL16	V1 output
00002878						DS	FD	gap
00002915 761 0000 0806								
00002910 00000000 00000000 1885+RE49 DC 1885+RE49 DC 1885+RE49 DC DC MI 18 16 C C C C C C C C C	00028FE	E761 0000 0806			1881+	VL	v22, 0(R1)	use v22 to test decoder
1884				000028E0				
1885				OOOOZOEO				
1886 DROP R5 DROP R5								
1888 DC X1.16								
1889 1890	000291C	00000010 0000000F						•
1890 * Double word 1891 VRR A VIZL 3						DC	XL16' 00000000FFFFF	FFF0000800000010000' v2
0002938						d		
1893+ 1894+T50 DC A(X50) address of test data and test routine 1894+T50 DC A(X50) address of test routine 1894+T50 DC A(X50) address of test routine 1895+ DC B(X50) address of test routine 1895+ DC B(X50) address of test routine 1895+ DC B(X50) A(X50) Address of test routine 1895+ DC B(X50) A(X50) Address of test routine 1895+ DC B(X50) A(X50) Address of v2 source 1897+ DC B(X50) A(X50) A(X50) Address of v2 source 1897+ DC B(X50) A(X50)	0002938				1891	VRR_A		
1894+1750 DC A(X50) address of test routine			00002938					base for test data and test routine
1895		00002978						
1897	000293C	0032				DC		
1898 DC CL8 VCLZ								
1899								
1900+ 1900+ 1900+ 1900+ 1900+ 1900+ 1900+ 1901+REA50 DC A(16) result length 1900+ 1901+REA50 DC A(RE50) result address 1900+ 1901+REA50 DC A(RE50) result address 1900+ 1903+V1050 DS XL16 VI output 1900+ 1903+V1050 DS XL16 VI output 1900+ 1903+V1050 DS XL16 VI output 1900+ 1								
1901+REA50 DC A(RE50) result address								
0002958								result address
1903+V1050 DS XL16 V1 output								
0002908								V1 output
1905+* 1906+X50 DS OF 1900+X50 DS OF OF INSTRUCTION (dest is a source) OF								
1906+X50 DS OF	0002970	00000000 00000000				DS	FD	gap
19002978 2310 5010 0014 00000010 1907+	0002078					DC	OE	
D00297E		F310 5010 0014		00000010				load v2 source
1909+ VCLZ V22, \(\frac{3}{2} \)								
000298A E760 5028 080E 00002960 1910+ VST V22, V1050 Save v1 output return v20002994 1911+ BR R11 return v20002994 1913+ DROP R5 V22, V1050 V25, V105						VCLZ		
1912+RE50 DC OF xl 16 expected result				00002960		VST	V22, V1050	
1913+ DROP R5 NL16' 000000000000000000000000000000000000		07FB						
1914 DC XL16' 000000000000000000000000000000000000								xl16 expected result
000299C		00000000 00000040						0.400,000,000,000,000,000
00029AC FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF					1914	DC	VETO, OOOOOOOOOOOOO	u4vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
00029AC FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF					1915	DC	XI.16' 00000000000000	000FFFFFFFFFFFFFF v2
1917 * Doubleword 1918 VRR_A VCLZ, 3 VRR_A VCLZ, 3 VRR_B						ВС	ALIO UUUUUUUU	νω
000029B8 1919+ DS OFD 000029B8 000029B8 1920+ USING *, R5 base for test data and test routine 00029B8 000029F8 1921+T51 DC A(X51) address of test routine 00029BC 0033 1922+ DC H' 51' test number 00029BE 00 1923+ DC X' 00' 00029BF 03 1924+ DC HL1' 3' MB					1917 * Double			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								
00029B8 000029F8 1921+T51 DC A(X51) address of test routine 00029BC 0033 1922+ DC H' 51' test number 00029BE 00 1923+ DC X' 00' 00029BF 03 1924+ DC HL1' 3' MB			00000000					
00029BC 0033 1922+ DC H'51' test number 00029BE 00 1923+ DC X'00' 00029BF 03 1924+ DC HL1'3' MB		00000000	000029B8					
00029BE 00								
00029BF 03 1924+ DC HL1'3' M3								test number
								MR
00029C0 E5C3D3E9 40404040 1925+ DC CL8' VCLZ' instruction name								

	OD THOM CORE	ADDD4	ADDDG		tructi on)		4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
					*****	*****************	
				2012 *	Regis	ter equates ************************************	
				2013 *****	****	*******************	
		00000000	0000001	2015 RO	FOII		
		0000000	0000001	2016 R1	EQU EQU	0 1	
		00000002	00000001	2017 R2	EQU	2 3	
		00000003	00000001	2018 R3	EQU		
		00000004 00000005	00000001 00000001	2019 R4 2020 R5	EQU	4 5	
		0000000	0000001	2020 R5 2021 R6	EQU EQU EQU	6	
		0000007	0000001	2022 R7	EQU	7	
		00000008	00000001	2023 R8	EQU	8 9	
		0000009 000000A	00000001 00000001	2024 R9 2025 R10	EĞU EĞU EĞU	9 10	
		000000A	0000001	2025 R10 2026 R11	EQU	11	
		000000C	0000001	2027 R12	EQU EQU	11 12	
		000000D	00000001	2028 R13	EQU	13	
		000000E 000000F	00000001 00000001	2029 R14 2030 R15	EQU EQU	14 15	
		0000001	00000001	2000 K10	LQU	10	
				2032 *****	*****	****************	
				2032 ***** 2033 *	****** Regi s	ter equates	
					****** Regis ******		
				2033 * 2034 *****	*******	ter equates ************************************	
		00000000	00000001	2033 * 2034 ****** 2036 V0	******* EQ U	ter equates ************************************	
		0000000 0000001 0000002	0000001	2033 * 2034 ****** 2036 V0 2037 V1	******* EQU EQU	ter equates ************************************	
		00000001 00000002 00000003	00000001 00000001 00000001	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3	******* EQU EQU EQU EQU EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004	00000001 00000001 00000001 00000001	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4	******* EQU EQU EQU EQU EQU EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005	0000001 0000001 0000001 0000001 0000001	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5	EQU EQU EQU EQU EQU EQU EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004	00000001 00000001 00000001 00000001	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008 00000009	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008 00000009	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008 00000009	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000005 00000006 00000007 00000008 00000009 0000000A 0000000B 0000000C	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13	****** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQ	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000008 00000008 00000000 0000000B 0000000C 0000000D	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13 2050 V14	****** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQ	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000007 00000008 00000009 0000000A 0000000B 0000000C 0000000D 0000000E	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13 2050 V14 2051 V15	EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000008 00000009 0000000A 0000000B 0000000C 0000000D 0000000E 0000000F	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13 2050 V14 2051 V15 2052 V16	EQU	ter equates ************************************	
		00000001 00000003 00000004 00000005 00000006 00000008 00000009 0000000A 0000000B 0000000C 0000000D 000000D 0000000F 00000010 00000011	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13 2050 V14 2051 V15 2052 V16 2053 V17 2054 V18	****** EQU	ter equates ************************************	
		00000001 00000002 00000003 00000004 00000005 00000006 00000008 00000009 0000000A 0000000B 0000000C 0000000D 0000000E 0000000F 00000010 00000011	0000001 0000001 0000001 0000001 0000001 000000	2033 * 2034 ****** 2036 V0 2037 V1 2038 V2 2039 V3 2040 V4 2041 V5 2042 V6 2043 V7 2044 V8 2045 V9 2046 V10 2047 V11 2048 V12 2049 V13 2050 V14 2051 V15 2052 V16 2053 V17	****** EQU	ter equates ************************************	

	0. 7. 0 zvector-e?	or brecoune	(ZVCCCOI	Li viviv a 11	iser deer of	11)	05 Ja	n 2025 20: 55: 04	rage	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
		0000016	0000001	2058 V22	EQU	22				
		00000017	00000001	2059 V23	FOII	23				
		00000018	00000001	2060 V24 2061 V25	EQU EQU	24 25				
		000001A	00000001	2062 V26	EQU	26				
		0000001B	00000001	2063 V27 2064 V28	EQU FOII	22 23 24 25 26 27 28 29				
		0000001D	00000001	2065 V29	EQU EQU EQU EQU EQU EQU	29				
		0000001E 000001F	00000001	2066 V30 2067 V31	EQU EQU	30 31				
		00000011	0000001	2068		O1				
				2069	END					


ATT = 0 =		***	* ********		 -												
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES											
EGI N	I	00000200	2	157	123	153	154	155									
ΓLRO	F	0000048C	4	353	167	168	169	170									
ECNUM	C	00001073	16	404	267	269	275	277									
7TEST	4	00000000	64	418	216												
TESTS	F	00002A3C	4	1950	209	0=0											
DIT	X	00001047	18	399	268	276											
NDTEST	Ų	0000031E	1	253	214	050											
)J	Ţ	00000470	4	343	202	256											
)JPSW	D	00000460	8	341	343												
ALLED	U	0000030E	1	243	0.45	074											
ILED	F	00001000	4	381	245	254											
ILMSG	U	0000030A	1	237	227												
ILTECT	U T	00000478	8	345	347												
I LTEST	I F	00000488	4	347	257	101	102										
80001	F 1	00000280	11022	186	190	191	193										
/AGE	1 TT	0000000	11032	0 265	900	267	960										
24	U	00000400 00010000	1 1	365	366	367	368										
54 5	U	00010000	1	367 422	274												
	U	00100007	1	368	2/4												
SG	U T	0010000 00003A8	1	303	201	286											
GCMD	Ċ	000003A8 000003F6	9	333	316	317											
GMSG	Č	000003F6 000003FF	95	334	310	331	308										
SGMVC	T	000003F0	6	331	314	331	308										
SGOK	Ť	000003F0 000003BE	2	312	309												
GRET .	Ť	000003DE	4	327	320	323											
SGSAVE	F	000003E4	1	330	306	327											
EXTE7	Ť	000003L4 000002D4	1	211	230	248											
PNAME	Č	00000000	8	424	272	~10											
AGE	ij	00001000	1	366	212												
RT3	Č	00001000 0000105D	18	402	268	269	270	276	277	278							
ETLI NE	č	00001002	16	387	394	285	~	~	~	~ 10							
RTLNG	Ŭ	0000003F	1	394	284	~00											
RTMB	č	00001044	$\dot{2}$	392	278												
RTNAME	č	00001033	8	390	272												
RTNUM	Č	00001018	3	388	270												
)	Ŭ	00000000	ĭ	2015	117	167	170	190	192	193	194	199	218	219	244	245	283
	J		•		284	287	303	306	308	310	312	327	~-~				200
	U	0000001	1	2016	200	225	226	254	255	285	317	331	545	546	572	573	599
	•	-		-	600	626	627	654	655	681	682	708	709	735	736	765	766
					792	793	819	820	846	847	876	877	903	904	930	931	957
					958	984	985	1020	1021	1047	1048	1074	1075	1101	1102	1129	1130
					1156	1157	1183	1184	1210	1211	1240	1241	1267	1268	1294	1295	1321
					1322	1351	1352	1378	1379	1405	1406	1432	1433	1459	1460	1495	1496
					1522	1523	1549	1550	1576	1577	1604	1605	1631	1632		1659	1685
						1715	1716	1742	1743	1769	1770	1796	1797	1826	1827	1853	1854
					1880	1881	1907	1908	1934	1935							
0	U	000000A	1	2025	155	164	165										
1	U	000000B	1	2026	222	223	549	576	603	630	658	685	712	739	769	796	823
					850	880	907	934	961	988	1024	1051	1078	1105	1133	1160	1187
					1214	1244	1271	1298	1325	1355	1382	1409	1436	1463	1499	1526	1553
					1580	1608	1635	1662	1689	1719	1746	1773	1800	1830	1857	1884	1911
_					1938	_											
2	<u>U</u>	000000C	1	2027	209	212	229	247									
13	<u>U</u>	000000D	1	2028													
4	U	000000E	1	2029													

CVAPAT	(F15.75) E1	TIAT TIES	ount (Zvec				ĺ								20: 55:	04 Pa	J
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
15	U	000000F	1	2030	238	263	290	291									
2	U	0000002	1	2017	201	266	267	274	275	283	286	287	304	306	312	313	314
3	U	0000003	1	2018	316	322	327	328									
4	U	00000004	ī	2019													
5	U	0000005	1	2020	212	213	216	264	289	531	551	558	578	585	605	612	632
					640 825	660 832	667 852	687 862	694 882	714 889	721 909	741 916	751 936	771 943	778 963	798 970	805 990
					1006	1026	1033	1053	1060	1080	1087	1107	1115	1135	1142	1162	1169
					1189	1196	1216	1226	1246	1253	1273	1280	1300	1307	1327	1337	1357
					1364	1384	1391	1411	1418	1438	1445	1465	1481	1501	1508	1528	1535
					1555 1728	1562 1748	1582 1755	1590 1775	1610 1782	1617 1802	1637 1812	1644 1832	1664 1839	1671 1859	1691 1866	1701 1886	1721 1893
					1913	1920	1940	1770	1702	1002	1012	1002	1000	1000	1000	1000	1000
6	U	00000006	1	2021													
7 8	U U	00000007 00000008	1	2022 2023	153	157	158	159	161								
9	U	0000000	1	2023	154	161	162	164	101								
E1	F	00001114	$\overline{4}$	550	537	539											
E10	F	00001594	4	797	784	786											
E11 E12	r F	$00001614 \\ 00001694$	4	824 851	811 838	813 840											
E12 E13	F	00001034	4	881	868	870											
E14	F	00001794	4	908	895	897											
E15	F	00001814	4	935	922	924											
E16 E17	F	00001894 00001914	4	962 989	949 976	951 978											
E18	F	00001914	4	1025	1012	1014											
E19	F	00001A14	4	1052	1039	1041											
E2 E20	F	00001194	4	577	564 1066	566											
E21	F	00001A94 00001B14	4 4	1079 1106	1000	1068 1095											
E22	F	00001B94	$\overline{4}$	1134	1121	1123											
E23	F	00001C14	4	1161	1148	1150											
E24 E25	F	00001C94 00001D14	4	1188 1215	1175 1202	1177 1204											
E26	F	00001D14 00001D94	4	1245	1232	1234											
E27	F	00001E14	4	1272	1259	1261											
E28	F	00001E94	4	1299	1286	1288											
E29 E3	F F	00001F14 00001214	4	1326 604	1313 591	1315 593											
E30	F	00001E11	4	1356	1343	1345											
E31	<u>F</u>	00002014	4	1383	1370	1372											
E32 E33	F	00002094 00002114	4	1410 1437	1397 1424	1399 1426											
E34	r F	00002114	4 4	1437 1464	1424 1451	1426 1453											
E35	F	00002214	4	1500	1487	1489											
E36	F	00002294	4	1527	1514	1516											
E37 E38	F	00002314 00002394	4 4	1554 1581	1541 1568	1543 1570											
E39	F	00002394	4	1609	1508	1598											
E4	$ar{\mathbf{F}}$	00001294	4	631	618	620											
E40	F	00002494	4	1636	1623	1625											
E41 E42	F F	00002514 00002594	4 4	1663 1690	1650 1677	1652 1679											
E42 E43	F	00002334	4	1720	1707	1709											

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
1000	v	00000000	10	1401	1 400												
032	X	00002060	16		1408												
033	X	000020E0	16	1428	1435												
034	X	00002160	16	1455	1462												
035	X	000021E0	16	1491	1498												
036	X	00002260	16	1518	1525												
037	X	000022E0	16	1545	1552												
.038	X	00002360	16	1572	1579												
.039	X	000023E0	16	1600	1607												
.04	X	00001260	16	622	629												
040	X	00002460	16	1627	1634												
041	X	000024E0	16	1654	1661												
042	X	00002560	16	1681	1688												
043	X	000025E0	16	1711	1718												
044	X	00002660	16	1738	1745												
045	X	000026E0	16	1765	1772												
046	X	00002020	16	1792	1799												
047	X	00002760 000027E0	16	1822	1829												
04 <i>7</i> 048	X	000027E0	16	1849	1856												
049																	
	X	000028E0	16	1876	1883												
05	X	000012E0	16	650	657												
050	X	00002960	16	1903	1910												
051	X	000029E0	16	1930	1937												
06	X	00001360	16	677	684												
07	X	000013E0	16	704	711												
08	X	00001460	16	731	738												
09	X	000014E0	16	761	768												
OUTPUT	X	00000028	16	429	226												
	U	00000002	1	2038													
0	U	0000014	1	2056													
1	U	00000015	1	2057													
2	U	00000016	1	2058	546	547	548	573	574	575	600	601	602	627	628	629	655
					656	657	682	683	684	709	710	711	736	737	738	766	767
					768	793	794	795	820	821	822	847		849	877	878	879
					904	905	906	931	932	933	958	959	960	985	986	987	1021
					1022	1023	1048	1049	1050	1075	1076	1077	1102	1103	1104	1130	1131
					1132	1157	1158	1159	1184	1185	1186	1211	1212	1213	1241	1242	1243
					1268	1269	1270	1295	1296	1297	1322	1323	1324	1352	1353	1354	1379
					1380	1381	1406	1407	1408	1433	1434	1435	1460	1461	1462	1496	1497
					1498	1523	1524	1525	1550	1551	1552	1577	1578	1579	1605	1606	1607
					1632	1633	1634	1659	1660	1661	1686	1687	1688	1716	1717	1718	1743
					1032 1744	1745	1770	1771	1772	1797	1798	1799	1827	1828	1829	1854	1855
															1029	1034	1000
9	TI	00000017	1	2050	1856	1881	1882	1883	1908	1909	1910	1935	1936	1937			
3	U	00000017	1	2059													
4	U	00000018	Ţ	2060													
5	U	00000019	1	2061													
<u>6</u>	U	0000001A	1	2062													
7	U	0000001B	1	2063													
8	U	000001C	1	2064													
9	U	000001D	1	2065													
ADDR	A	0000010	4	425	545	572	599	626	654	681	708	735	765	792	819	846	876
					903	930	957	984	1020	1047	1074	1101	1129	1156	1183	1210	1240
					1267	1294	1321	1351	1378	1405	1432	1459	1495	1522	1549	1576	1604
					1631	1658	1685	1715	1742	1769	1796	1826	1853	1880	1907	1934	
	TT.	0000000	1	2020					_ ·								
		()()()()()()().5		6(1.59													
0	U U	00000003 0000001E	1	2039 2066													

		r- e7- 04- Bi tC									o oun zoz	5 20: 55: 04	ruge	54
SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	ENCES								
	F	00001478	4	734	722									
0001	F U	000014F8 000002D0	4 1	764 203	752 195									
E7TST (E7TESTS)	J A	00000000 00000498	11032 4	116 358	119 209	121	125	129	380	117				
L2(L'MSGMSG) '1'	R F	000004A2	2	361	308									
' 1' ' 64'	F F	0000049C 00000494	4 4	359 357	244 194									
' 0'	H	000004A0	2	360	303									

941 96 1416 144 1891 191
1416 144



ASMA Ver. 0.7.0 zvector-e7	-04-BitCount (Zvector E7 VRR-a instruction)	03 Jan 2025 20: 55: 04	Page	57
STM	FILE NAME		J	
1 /home/tn529/sharedvfp.	/tests/zvector-e7-04-BitCount.asm			
** NO ERRORS FOUND **				