ASMA Ver.	0. 7. 0 zvector-e7-	06-Find (Zv	ector E7	VRR-b i	instruction) 08 Feb 2025 12:42:57 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM	
				2	****************
				3	*
				4 5	
				6	* E780 VFEE - Vector Find Element Equal
				7 8	* E781 VFENE - Vector Find Element Not Equal
				9	
				10 11	* James Wekel February 2025 ***********************************
				13 14	**************************************
				15	* basic instruction tests
				16 17	* ************************************
				18	* This program tests proper functioning of the z/arch E7 VRR-b
				19 20	
				21 22	* Exceptions are not tested.
				22 23	* PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				24	* obvious coding errors. None of the tests are thorough. They are
				25 26	* NOT designed to test all aspects of any of the instructions.
				27 28	
				29	* *Testcase zvector-e7-06-Find
				30 31	
				32	* *
				33 34	
				35	* * E782 VFAE - Vector Find Any Element Equal
				36 37	*
				38	* * # This tests only the basic function of the instruction.
				39 40	
				41	* *
				42 43	* mainsize 2 * numcpu 1
				44	* sysclear
				45 46	*
				47 48	* loadcore "\$(testpath)/zvector-e7-06-Find.core" 0x0
				49	* diag8cmd enable # (needed for messages to Hercules console)
				50 51	* runtest 10 #
				52	*
				53 54	* *Done *
				55	*
				56	******************

ASMA Ver.	0.7.0 zvector-e7-0	06-Find (Zv	ector E7 V	RR-b instructi	on)		08 Feb 2025 12:42:57 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				114 *	Low core PS	W.	***********	
00000000		00000000 00000000	00004B33	116 ZVE7TST 117			Low core addressability	
		00000140	00000000	118 119 SVOLDPSW	V EQU ZVE7T	'ST+X' 140'	z/Arch Supervisor call old PSW	
	00000001 80000000	00000000	000001A0	121 122	DC X' 000	ST+X' 1A0' 00000180000000	z/Architecure RESTART PSW	
000001A8	00000000 00000200			123	DC AD(BE	GIN)		
	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	125 126 127	DC X' 000	'ST+X' 1D0' 22000180000000 DEAD')	z/Architecure PROGRAM CHECK PSW	
000001E0		000001E0	00000200	129	ORG ZVE7T	'ST+X' 200'	Start of actual test program	
				132 * 133 ******	**************************************	**************************************	**************************************	
					tecture Mode ter Usage:	e: z/Arch		
				138 * R0 139 * R1-4				
				140 * R5 141 * R6-R 142 * R8	.7 (work)	control tabl	e - current test base	
				143 * R9 144 * R10 145 * R11	Second Thi rd b	base register ase register call return		
				146 * R12 147 * R13 148 * R14	E7TESTS (work)	register		
				149 * R15 150 * 151 ******	Seconda	ry Subroutine	**************************************	
00000200 00000200 00000200		00000200 00001200 00002200		153 154 155	USING BEGINUSING BEGINUSING BEGIN	(+4096, R 9 S	TRST Base Register ECOND Base Register HIRD Base Register	
00000200 00000202	0680			157 BEGIN 158	BALR R8, 0 BCTR R8, 0	I I	nitalize FIRST base register nitalize FIRST base register	
	0680 4190 8800		00000800	159 161	BCTR R8, 0 LA R9, 20		nitalize FIRST base register nitalize SECOND base register	
	4190 9800		00000800	162 163			nitalize SECOND base register	

ASMA ver.	0. 7. 0 zvector- e7- 0	6-Find (Zv	ector E/ V	KK-D INSTRUCTI	on)		08 Feb 2025 12:42:57 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
	41A0 9800 41A0 A800		00000800 00000800	164 165	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register	
0000021A	B600 8354 9604 8355		00000554 00000555	166 167 168	$\mathbf{0I}$	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit	
	9602 8355 B700 8354		00000555 00000554	169 170 171		CTLR0+1, X' 02' R0, R0, CTLR0	Turn on Vector bit Reload updated CRO	
				174 ******	rchi te	cture vector facil	**************************************	
00000226	47F0 80A8		000002A8	175 176 177+	FCHEC:	K 129, 'z/Archi tec X0001	ture vector facility'	
				178+* 179+*			Fcheck data area skip messgae	
0000022A 0000023E 0000025C	40404040 E2928997 A961C199 838889A3 404D8289 A340F1F2			180+SKT0001 181+ 182+	DC DC DC	C' Skipping to C'z/Architecture C' (bit 129) is a	vector facility'	
00000278	00000000 00000000	000004E	00000001	183+SKL0001 184+* 185+	EQU DS	*- SKT0001 FD	facility bits	
00000280	0000000 0000000 0000000 00000000			186+FB0001 187+	DS DS	4FD FD	gap gap	
000002A8	4100 0004	000002A8	00000001 00000004	188+* 189+X0001 190+	EQU LA	* R0, ((X0001-FB000	1) /8) - 1	
000002AC 000002B0	B2B0 8080 B982 0000		00000280	191+ 192+	STFLE XGR	FB0001 RO, RO	get facility bits	
000002B4 000002B8 000002BC	4300 8090 5400 8368 4770 80D0		00000290 00000568 000002D0	193+ 194+ 195+	IC N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?	
				196+* 197+* facili 198+*	ty bit	not set, issue m	essage and exit	
000002C4	4100 004E 4110 802A 4520 8270		0000004E 0000022A 00000470	199+ 200+ 201+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address	
	47F0 8338	000002D0	00000470 00000538 00000001	202+ 203+XC0001	B EQU	EOJ *		

EOJ

FAILTEST

No. exit

Yes, exit with BAD PSW

BZ

339

340

00000538

00000550

4780 8338

47F0 8350

0000042E

SMA Ver.	0. 7. 0 zvector- e7- 0	6-Find (Zv	vector E7 V	/RR-b	i nstructi (on)		08 Feb 2025 12: 42: 57 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
					*****			**********
				343 344		RPTER		instruction test in error MESSGAE LENGTH
				345	*			ADDRESS OF MESSAGE
				346	*****	*****	*******	**********
0000436	50F0 8254		00000454		RPTERROR		R15, RPTSAVE	Save return address
000043A	5050 8258		00000458	349		ST	R5, RPTSVR5	Save R5
				350 351		Use H	ercules Diagnose for	Message to console
000049E	0002 9260		00000460	352			G	
000043E 0000442	9002 8260 4520 8270		00000460 00000470	353 354		STM BAL	RO, R2, RPTDWSAV R2, MSG	save regs used by MSG call Hercules console MSG display
	9802 8260		00000460	355		LM	RO, R2, RPTDWSAV	restore regs
000044A	5850 8258		00000458	357		L	R5, RPTSVR5	Restore R5
000044E	58F0 8254		00000454	358		L	R15, RPTSAVE	Restore return address
0000452	07FF			359		BR	R15	Return to caller
0000454	00000000				RPTSAVE	DC	F' 0'	R15 save area
0000458	0000000			362	RPTSVR5	DC	F' 0'	R5 save area
0000460	00000000 00000000			364	RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call
				366 367				**************************************
				368	*		R2 = return address	inted to by R1, length in R0
				369	*****	*****	********	**********
0000470	4900 8378		00000578	371	MSG	СН	RO, $=H'O'$	Do we even HAVE a message?
0000474	07D2			372		BNHR	R2	No, ignore
0000476	9002 82AC		000004AC	374		STM	RO, R2, MSGSAVE	Save registers
								<u> </u>
000047A 000047E	4900 837A 47D0 8286		0000057A 00000486	376 377		CH BNH	RO, =AL2(L' MSGMSG) MSGOK	Message length within limits? Yes, continue
	4100 005F		0000005F	378		LA	RO, L' MSGMSG	No, set to maximum
0000486	1820			380	MSGOK	LR	R2, R0	Copy length to work register
0000488	0620			381		BCTR	R2, 0	Minus-1 for execute
000048A	4420 82B8		000004B8	382		EX	R2, MSGMVC	Copy message to O/P buffer
000048E	4120 200A		000000A	384		LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
0000492	4110 82BE		000004BE	385		LA	R1, MSGCMD	Point to true command
0000496	83120008			387		DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X'008'
000049A	4780 82A6		000004A6	388		BZ	MSGRET	Return if successful
000049E	1222			389 390		LTR	R2, R2	Is Diag8 Ry (R2) 0?
	4780 82A6		000004A6	391		BZ	MSGRET	an error occurred but coninue
0000444	0000			392		DC .		
00004A4	0000			393		DC	Н' О'	CRASH for debugging purposes
00004A6	9802 82AC		000004AC	395	MSGRET	LM	RO, R2, MSGSAVE	Restore registers

LOC OBJECT CODE ADDR1 ADDR2 STMT 000004AA 07F2 396 BR R2 Return to caller 000004AC 0000000 0000000 0000000 0000000 398 MSGSAVE DC 3F'0' Registers save area 200004BE D200 82C7 1000 000004C7 0000000 399 MSGMVC MVC MSGMSG(0), 0(R1) Executed instruction 000004BE D4E2C7D5 D6C8405C 401 MSGCMD DC C'MSGNOH * ' *** HERCULES MESSAGE 2000004C7 40404040 4040404	
000004AC 00000000 00000000	
00004BE D4E2C7D5 D6C8405C	
00004BE D4E2C7D5 D6C8405C	
00004BE D4E2C7D5 D6C8405C	
00004C7 40404040 40404040 402 MSGMSG DC CL95'' The message text to I	
	COMMAND *** oe displayed

ASMA Ver.	0. 7. 0 zvector- e7- 0	6-Find (Zv	ector E7 V	RR-b i	nstructi	on)		08 Feb 2025	12: 42: 57	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				405 406 407	****** * *****	****** Normal *****	**************************************	**************************************	******	****	
00000528	00020001 80000000			409	E0JPSW	DC	OD' O' , X' 000200018000000	0', AD(0)			
00000538	B2B2 8328		00000528	411	ЕОЈ	LPSWE	E0JPSW	Normal completion			
00000540	00020001 80000000			413	FAI LPSW	DC	OD' O' , X' 000200018000000	0', AD(X'BAD')			
00000550	B2B2 8340		00000540	415	FAILTEST	LPSWE	FAILPSW	Abnormal terminati	on		
				417 418 419	****** * ******	****** Worki 1 *****	**************************************	*******************	******	****	
	00000000 00000000			421 422	CTLRO	DS DS	F F	CRO			
	00000000 00000001 00000040			424 425 426		LTORG	, =D' 1' =F' 64'	Literals pool			
	000049E8 00000003 00000001			427 428 429			=A(E7TESTS) =XL4' 3' =F' 1'				
00000578				430 431 432			=H' 0' =AL2(L' MSGMSG)				
				433 434	*	some o	constants				
		00000400	0000001	435		EQU	1024	One KB			
		00001000 00010000 00100000	00000001 00000001 00000001	437 438		EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB			
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register (last byte above)	pattern		

ASMA Ver.	0. 7. 0 zvector- e7	06-Find (Zvector	E7 VRR-b i	nstructi	on)		0	8 Feb 2025	12: 42: 57	Page	12
LOC	OBJECT CODE	ADDR1 ADDI	R2 STMT								
			490	*****	*****	******	******	******	******	****	
			491	* * * * * * * * * *	TEST 1	failed: messa	ge working storge	****	****	****	
000010AA	40212020 20202020			EDIT	DC		202020202020202020			4. 4. 4. 4. 4.	
000010BC 000010C0	7E7E7E6E		495	PRT3	DC DC	C' ===>' CL18' '					
000010C0 000010D2	40404040 40404040 4C7E7E7E		496 497	PRIS	DC DC	CL18 C' <==='					
000010D6	0000000 00000000		498	DECNUM	DS	CL16					
			500	*****	*****	******	******	******	******	****	
			501	* * * * * * * * *	Vecto :	r instruction	results, pollution	and input	******	****	
000010E8			502		DS	OF					
000010E8	00000000 00000000		504	V4 EUDCE	DS	XL16			gap V1 FUDGE		
000010F8 00001108	FFFFFFF FFFFFFF 00000000 00000000		505 506	V1FUDGE	DC DS	XL16 FFFFFFF XL16	'FFFFFFFFFFFFFFFF	rrrrr.	VI FUDGE		
			508				******	*****	******	****	
			509 510	*****		Γ DSECT **************	******	*****	******	****	
00000000	0000000			E7TEST TSUB	DSECT DC	, A(0)	noi nter	to test			
0000004	0000		514	TNUM	DC	H' 00'	Test Nu				
00000006 00000007	00 00		515 516	М	DC DC	X' 00' HL1' 00'	m4 used	1			
00000007	00		517		DC	HL1' 00'	m5 used				
0000009 000000A	00 00			CCMASK	DC DC	HL1' 00' HL1' 00'	cc expe not exp	ected ected CC ma	ısk		
			520 521		CC ext	trtaction					
0000000	000000000000000000000000000000000000000		522	*				DOW: C		ac'	
0000000C 00000014	00000000 00000000			CCPSW CCFOUND	DS DS	2F X	extract extract	PSW after	test (has	CC)	
			525								
00000015				OPNAME	DC	CL8' '	E7 name		.1 4		
00000020 0000024	00000000 0000000			V1ADDR V2ADDR	DC DC	A(0) A(0)		s of v1 resu s of v2 sour			
0000028	00000000		529	V3ADDR	DC	A(0)		of v3 sour			
	00000000			RELEN	DC	A(0)	RESULT		add		
00000030 0000038	00000000 00000000		531 532	READDR	DC DS	A(0) FD		(expected)	adaress		
0000040	0000000 00000000		533	V10UTPUT	DS	XL16	gap V1 Outp	out			
00000050	00000000 00000000		534 535		DS	FD	gap				
			536 537	*			e here (from VRR-b	macro)			
			538		follo	wed by	IT T				
			539	Ψ.		EXPECTED RESU	LI				

ASMA Ver.	0. 7. 0 zvector- e7	-06-Find (Zv	ector E7 V	RR-b i	nstructi	on)		08 Feb 2025 12: 42: 57 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
		00000000			ZVE7TST	CSECT		
00001118		0000000	00004033	542	ZVE/ISI		, 0 F	
				544	******	*****	****************	**************************************
				546 546	******	******	# # # # # # # # # # # # # # # # # # #	tables ***********
				548	*			
				549	* macro	to gene	erate individual to	est
				550 551	*	MACRO		
				552	Ψ		&I NST, &M4, &M5, &CC	OT NOTE AND I I I I I I
				553 554	*			&INST - VRR-b instruction under test &M4 - m4 field - element size
				555 556				&M5 - m5 field - IN, RT, ZS, CS &CC - expected CC
				557	•			•
				558 559	&XCC(1)		&XCC(4) &XCC has 7	mask values for FAILED condition codes CC != 0
				560	&XCC(2)	SETA	11	CC != 1
					&XCC(3) &XCC(4)	SETA SETA		CC != 2 CC != 3
				563	W100(1)			- CC C
				564 565	&TNUM		&TNUM &TNUM+1	
				566	G2110112			
				567 568		DS USING	0FD *. R5	base for test data and test routine
				569	TOTAILIM			
				570	T&TNUM	DC DC	A(X&TNUM) H' &TNUM	address of test routine test number
				572 573		DC	X' 00' HL1' &M4'	m4 used
				574		DC	HL1' &M5'	mб used
				575 576			HL1' &CC' HL1' &XCC(&CC+1)'	CC CC failed mask
				577				
				578 579		DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
				580				
				581 582		DC DC	CL8' &I NST' A(RE&TNUM)	instruction name address of v1 result
				583		DC	A(RE&TNUM+16)	address of v2 source
				584 585		DC DC	A(RE&TNUM+32) A(16)	address of v3 source result length
				586	REA&TNUM	I DC	A (RE&TNUM)	result address
				587 588	V10&TNUM	DS I DS	FD XL16	gap V1 output
				589		DS	FD	gap
				590 591				
				592	X&TNUM	DS	OF	lood v9 gourse
				593 594			R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder

XL16' 5D3A58595A53595354454D445F444546'

v2

740

00001268

5D3A5859 5A535953

ASMA Ver.	0.7.0 zvector-e7-0	06-Find (Zv	ector E7 V	RR-b instruct	i on)		08 Feb 2025 12: 42: 57 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001270 00001278 00001280	54454D44 5F444546 25252525 25252525 25252525 25252525			741	DC	XL16' 2525252525252	2525252525252525' v3
00001200				742			
				743 * Byte,	No equa	al, with zero	cc=0
00001288				744 745+	VKK_B DS	VFEE, 0, 3, 0 OFD	
00001288		00001288		746+	USING		base for test data and test routine
00001288	000012E0			747+T3	DC	A(X3)	address of test routine
0000128C	0003			748 +	DC	H' 3'	test number
0000128E 0000128F	00			749+ 750+	DC DC	X' 00' HL1' 0'	m4 used
0000128F	03			750+ 751+	DC DC	HL1' 3'	m5 used
00001291	00			752+	DC	HL1' 0'	CC
00001292	07			753+	DC	HL1' 7'	CC failed mask
00001294	00000000 00000000			754 +	DS	2F	extracted PSW after test (has CC)
0000129C 0000129D	FF E5C6C5C5 40404040			755+ 756+	DC DC	X' FF' CL8' VFEE'	extracted CC, if test failed instruction name
0000129D 000012A8	00001310			750+ 757+	DC DC	A(RE3)	address of v1 result
000012AC	00001320			75 8 +	DC	A(RE3+16)	address of v2 source
000012B0	00001330			759+	DC	A(RE3+32)	address of v3 source
000012B4	0000010			760+	DC	A(16)	result length
000012B8	00001310			761+REA3	DC	A(RE3)	result address
000012C0 000012C8	00000000 00000000 0000000 00000000			762+ 763+V103	DS DS	FD XL16	gap V1 output
000012C8	0000000 0000000			703+1103	DЗ	ALIO	vi oucpuc
000012D8	0000000 00000000			764+	DS	FD	gap
				765 +*			
000012E0	F040 7004 0044		00000004	766+X3	DS	OF	
000012E0 000012E6	E310 5024 0014 E761 0000 0806		00000024 00000000	767+ 768+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder
000012E0	E310 5028 0014		0000000	769+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000000	770+	VL	v23, 0(R1)	use v22 to test decoder
000012F8	E756 7030 0E80			771+		V21, V22, V23, 0, 3	test instruction
000012FE	B98D 0020		0000000	772+		R2, R0	extract psw
00001302 00001306	5020 500C E750 5040 080E		0000000C 000012C8	773+ 774+	ST VST	R2, CCPSW V21, V103	to save CC save v1 output
0000130C	07FB		00001208	775+	BR	R11	return
00001310				776+RE3	DC	0F	V1 for this test
00001310	00000000 0000000			777+	DROP	R5	200000000000000000000000000000000000000
00001310	00000000 00000009			778	DC	XL16' 000000000000000	0009000000000000000' V1
00001318 00001320	00000000 00000000 5D3A5859 5A535953			779	DC	XI 16' 5D3A58505A535	595354004D445F444546' v2
00001320	54004D44 5F444546			775	DC	ALIO ODUNUUUUUNAJOO	70000 100 101 1111111
00001330	25252525 25252525			780	DC	XL16' 2525252525252	252525002525252525' v3
00001338	25002525 25252525			704			
				781	Fanc 1	no mono	00-1
00001240				782 * Byte, 783	VRR_B	VFEE, 0, 3, 1	cc=1
00001340 00001340		00001340		784+ 785+	DS USING	0FD * R5	base for test data and test routine
00001340	00001398	00001340		786+T4	DC	A(X4)	address of test routine
00001344	0004			787 +	DC	H' 4'	test number
00001346				788+	DC	X' 00'	
00001347				789+	DC	HL1' 0'	m4 used
00001348	03			790+	DC	HL1' 3'	m5 used

0F

V1 for this test

DC

893+RE6

ASMA Ver.	0.7.0 zvector-e7-0	6-Find (Zv	ector E7 VI	RR-b instruction	on)		08 Feb 2025 12: 42: 57 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001538 00001538 00001540	00000000 00000005 00000000 00000000			894+ 895	DROP DC	R5 XL16' 000000000000000	00500000000000000000 V1
00001548 00001550	5D3A5859 5A005953 54254D44 5F444546			896	DC	XL16' 5D3A58595A0059	95354254D445F444546' v2
				897	DC	XL16' 2525252525252525	52525252525252525' v3
				898	nd No	agual na gana	20.0
00001568				900 901+	ra, no VRR_B DS	equal, no zero VFEE, 1, 3, 3 OFD	cc=3
00001568		00001568		902+	USING		base for test data and test routine
00001568	000015C0			903+T7	DC	A(X7)	address of test routine
0000156C	0007			904+	DC	H' 7'	test number
0000156E 0000156F	00 01			905+ 906+	DC	X' 00' HL1' 1'	m4 naad
0000136F 00001570	03			900+ 907+	DC DC	HL1'3'	m4 used m5 used
00001570	03			908+	DC	HL1' 3'	CC
00001572	0E			909+	DC	HL1' 14'	CC failed mask
00001574	0000000 00000000			910+	DS	2F	extracted PSW after test (has CC)
0000157C	FF			911+	DC	X' FF'	extracted CC, if test failed
0000157D 00001588	E5C6C5C5 40404040 000015F0			912+ 913+	DC DC	CL8' VFEE'	instruction name address of v1 result
0000158C	000015F0			913+	DC DC	A(RE7) A(RE7+16)	address of v2 source
0001580	00001610			915+	DC	A(RE7+10) A(RE7+32)	address of v3 source
00001594	00000010			916+	DC	A(16)	result length
00001598	000015F0			917+REA7	DC	A(RE7)	result address
000015A0	00000000 00000000			918+	DS	FD	gap V1 output
000015A8 000015B0	00000000 00000000 0000000 00000000			919+V107	DS	XL16	VI output
000015B0 000015B8	0000000 0000000			920+ 921+*	DS	FD	gap
000015C0				922+X7	DS	OF	
000015C0	E310 5024 0014		00000024	923+	LGF	R1, V2ADDR	load v2 source
000015C6	E761 0000 0806		00000000	924+	VL	v22, 0(R1)	use v21 to test decoder
000015CC 000015D2	E310 5028 0014 E771 0000 0806		00000028 00000000	925+ 926+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder
000015D2	E756 7030 1E80		0000000	927+	VFEE	V23, U(R1) V21, V22, V23, 1, 3	test instruction
000015DE	B98D 0020			928+		R2, R0	extract psw
000015E2	5020 500C		000000C	929+	ST	R2, CCPSW	to save CC
000015E6	E750 5040 080E		000015A8	930+	VST	V21, V107	save v1 output
000015EC	07FB			931+ 932+RE7	BR	R11	return V1 for this test
000015F0 000015F0				932+KE/ 933+	DC DROP	OF R5	VI TOF CHIS CESC
000015F0	00000000 00000010			934	DC		0100000000000000000 V1
000015F8	0000000 0000000						
00001600	5D3A5859 5A535953			935	DC	XL16' 5D3A58595A535	95354454D445F444546' v2
	54454D44 5F444546 25252525 25252525 25252525 25252525			936	DC	XL16' 252525252525252	52525252525252525' v3
				937 938 * Hal fwor 939	VRR_B	VFEE, 1, 3, 1	cc=1
00001620 00001620 00001620	00001678	00001620		940+ 941+ 942+T8	DS USING DC	0FD *, R5 A(X8)	base for test data and test routine address of test routine

A(RE9+16)

A(RE9+32)

A(16)

address of v2 source

address of v3 source

result length

DC

DC

DC

992 +

993+

994 +

000016FC

00001700

00001704

00001770

00001780

ASMA ver.	0. 7. 0 zvector- e7-0	96-Find (Zv	ector E7 V	KK-D INSTRUCTI	on)		08 Feb 2025 12: 42: 57 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00001708	00001760			995+REA9	DC	A(RE9)	result address
00001708	00001700			996+	DS	FD	
00001710	0000000 0000000			997+V109	DS	XL16	gap V1 output
00001710				00711100	DO	ALIO	VI oucput
00001728	0000000 0000000			998+	DS	FD	gap
				999+*			8-1
00001730				1000+X9	DS	OF	
00001730	E310 5024 0014		00000024	1001+	LGF	R1, V2ADDR	load v2 source
00001736	E761 0000 0806		00000000	1002+	VL_	v22, 0(R1)	use v21 to test decoder
0000173C	E310 5028 0014		00000028	1003+	LGF	R1, V3ADDR	load v3 source
00001742	E771 0000 0806		00000000	1004+	VL	v23, 0(R1)	use v22 to test decoder
00001748	E756 7030 1E80			1005+	VFEE	V21, V22, V23, 1, 3	test instruction
0000174E 00001752	B98D 0020 5020 500C		000000C	1006+ 1007+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC
00001752	E750 5040 080E		00000000	1007+	VST	V21, V109	save v1 output
0000175C	07FB		00001710	1009+	BR	R11	return
00001760	0712			1010+RE9	DC	OF	V1 for this test
00001760				1011+	DROP	R5	VI TOI CHIS COSC
00001760	0000000 00000006			1012	DC		000600000000000000000 V1
00001768	0000000 00000000						· · · · · · · · · · · · · · · · · · ·
00001770	5D3A5859 5A532525			1013	DC	XL16' 5D3A58595A532	2525544500005F444546' v2
00001778	54450000 5F444546						
00001780				1014	DC	XL16' 2525252525252	252525252525252525' v3
00001788	25252525 25252525						
				1015	1 27		
				1016 * Haltwo	ord. No	equal, no zero	cc=3
					VDD D	WEER 1 O O	
00001700				1017	VRR_B	VFEE, 1, 3, 3	
00001790		00001790		1017 1018+	VRR_B DS	VFEE, 1, 3, 3 OFD	
00001790	000017F8	00001790		1017 1018+ 1019+	VRR_B DS USING	VFEE, 1, 3, 3 OFD *, R5	base for test data and test routine
00001790 00001790	000017E8 000A	00001790		1017 1018+ 1019+ 1020+T10	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10)	base for test data and test routine address of test routine
00001790 00001790 00001794	000A	00001790		1017 1018+ 1019+ 1020+T10 1021+	VRR_B DS USING DC DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10'	base for test data and test routine
00001790 00001790		00001790		1017 1018+ 1019+ 1020+T10	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1'	base for test data and test routine address of test routine
00001790 00001790 00001794 00001796 00001797 00001798	000A 00 01 03	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+	VRR_B DS USING DC DC DC DC DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3'	base for test data and test routine address of test routine test number m4 used m5 used
00001790 00001790 00001794 00001796 00001797 00001798 00001799	000A 00 01 03 03	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+	VRR_B DS USING DC DC DC DC DC DC DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3'	base for test data and test routine address of test routine test number m4 used m5 used CC
00001790 00001790 00001794 00001796 00001797 00001798 00001799	000A 00 01 03 03	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+	VRR_B DS USING DC DC DC DC DC DC DC DC DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14'	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask
00001790 00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C	000A 00 01 03 03 0E 00000000 00000000	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC)
00001790 00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C	000A 00 01 03 03 0E 00000000 00000000 FF	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF'	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C 000017A4	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE'	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name
00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C 000017A4 000017A5 000017B0	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result
00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C 000017A4 000017A5 000017B0 000017B4	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source
00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C 000017A4 000017A5 000017B0 000017B4 000017B8	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 00001838	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B4 000017B8	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 00000010	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1032+ 1033+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017B8 000017BC 000017C0	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 0000010 00001818	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B4 000017B8	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 00000010	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1032+ 1033+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
00001790 00001794 00001796 00001797 00001798 00001799 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017BC 000017C0 000017C0	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001838 00000010 00001818 00000000 00000000	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
00001790 00001794 00001796 00001797 00001798 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B4 000017BC 000017C0 000017C0 000017C0	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1030+ 1031+ 1032+ 1033+ 1033+ 1035+ 1036+V1010	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017BC 000017C0 000017C0 000017C0 000017D0 000017D0 000017D0	000A 00 01 03 03 0E 00000000 00000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD	base for test data and test routine address of test routine test number matused matused CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017BC 000017C0 000017C0 000017C0 000017C0 000017D0 000017D0 000017E0	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000	00001790		1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017BC 000017C0 000017C0 000017C8 000017D0 000017D0 000017E8 000017E8	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000 00000000	00001790	00000024	1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF R1, V2ADDR	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017B0 000017C0 000017C0 000017C0 000017C0 000017C0 000017C0 000017E8 000017E8	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000 00000000	00001790	00000000	1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010 1037+ 1038+* 1039+X10 1040+ 1041+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF R1, V2ADDR v22, O(R1)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017B0 000017C0 000017C0 000017C0 000017C0 000017C0 000017E8 000017E8 000017E8	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000 00000000	00001790	00000000 00000028	1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010 1037+ 1038+* 1039+X10 1040+ 1041+ 1042+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017B0 000017C0 000017C0 000017C8 000017C8 000017D0 000017E8 000017E8 000017E8 000017E8 000017E8 000017FA	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000 00000000	00001790	00000000	1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010 1037+ 1038+* 1039+X10 1040+ 1041+ 1042+ 1043+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder
00001790 00001790 00001794 00001796 00001797 00001798 0000179A 0000179C 000017A4 000017A5 000017B0 000017B0 000017B0 000017C0 000017C0 000017C0 000017C0 000017C0 000017E8 000017E8 000017E8	000A 00 01 03 03 0E 00000000 000000000 FF E5C6C5C5 40404040 00001818 00001828 00001838 0000010 00001818 00000000 00000000 00000000 00000000 00000000	00001790	00000000 00000028	1017 1018+ 1019+ 1020+T10 1021+ 1022+ 1023+ 1024+ 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+ 1033+ 1034+REA10 1035+ 1036+V1010 1037+ 1038+* 1039+X10 1040+ 1041+ 1042+	VRR_B DS USING DC	VFEE, 1, 3, 3 OFD *, R5 A(X10) H' 10' X' 00' HL1' 1' HL1' 3' HL1' 3' HL1' 14' 2F X' FF' CL8' VFEE' A(RE10) A(RE10+16) A(RE10+32) A(16) A(RE10) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	base for test data and test routine address of test routine test number m4 used m5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source

1094 * Halfword, Equal before zero

cc=2

ASMA ver.	0. 7. 0 zvector-e/-0	J6-F1 na (ZV	ector E/ v	KK-D INSTRUCTI	on)		U8 Feb 2025 12: 42: 57 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001900				1095 1096+	VRR_B DS	VFEE, 1, 3, 2 OFD	
00001900 00001900 00001904	00001958 000C	00001900		1097+ 1098+T12 1099+	USI NG DC DC		base for test data and test routine address of test routine test number
00001906 00001907 00001908	00 01 03			1100+ 1101+ 1102+	DC DC DC	X' 00' HL1' 1' HL1' 3'	m4 used m5 used
00001909 0000190A 0000190C	02 0D 00000000 00000000			1103+ 1104+ 1105+	DC DC DS	HL1' 2' HL1' 13' 2F	CC CC failed mask extracted PSW after test (has CC)
00001914 00001915 00001920	FF E5C6C5C5 40404040 00001988			1106+ 1107+ 1108+	DC DC DC	X' FF' CL8' VFEE' A(RE12)	extracted CC, if test failed instruction name address of v1 result
00001924 00001928 0000192C	00001998 000019A8 00000010			1109+ 1110+ 1111+	DC DC DC	A(RE12+16) A(RE12+32) A(16)	address of v2 source address of v3 source result length
00001930 00001938 00001940	00001988 00000000 00000000 00000000 00000000			1112+REA12 1113+ 1114+V1012	DC DS DS	A(RE12) FD XL16	result address gap V1 output
00001948 00001950	00000000 00000000 00000000 00000000			1115+ 1116+*	DS	FD	gap
00001958 00001958 0000195E	E310 5024 0014 E761 0000 0806		00000024 00000000	1117+X12 1118+ 1119+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v21 to test decoder
00001964 0000196A 00001970	E310 5028 0014 E771 0000 0806 E756 7030 1E80		00000028 00000000	1120+ 1121+ 1122+	LGF VL VFEE	R1, V3ADDR v23, 0(R1) V21, V22, V23, 1, 3	load v3 source use v22 to test decoder test instruction
00001976 0000197A 0000197E	B98D 0020 5020 500C E750 5040 080E		0000000C 00001940	1123+ 1124+ 1125+	ST VST	R2, R0 R2, CCPSW V21, V1012	extract psw to save CC save v1 output
00001984 00001988 00001988	07FB			1126+ 1127+RE12 1128+	BR DC DROP	R11 OF R5	return V1 for this test
00001988 00001990 00001998	00000000 00000006 00000000 00000000 5D3A5859 5A532525 54450000 5F444546			1129 1130	DC DC		0006000000000000000000000 V1 2525544500005F444546' v2
000019A0 000019A8 000019B0	25252525 25252525 25252525 25252525			1131 1132	DC	XL16' 2525252525252	252525252525252525' v3
00001000				1133 * Hal fwo 1134	VRR_B	ual before zero VFEE, 1, 3, 0	cc=0
000019B8 000019B8 000019B8 000019BC	00001A10 000D	000019В8		1135+ 1136+ 1137+T13 1138+	DS USING DC DC	OFD *, R5 A(X13) H' 13'	base for test data and test routine address of test routine test number
000019BE 000019BF 000019C0	00 00 01 03			1138+ 1139+ 1140+ 1141+	DC DC DC	M 13 X' 00' HL1' 1' HL1' 3'	m4 used m5 used
000019C1 000019C2	00 07			1142+ 1143+	DC DC	HL1' 0' HL1' 7' 2F	CC CC failed mask
000019C4 000019CC 000019CD	00000000 00000000 FF E5C6C5C5 40404040			1144+ 1145+ 1146+	DS DC DC	X' FF' CL8' VFEE'	extracted PSW after test (has CC) extracted CC, if test failed instruction name

DS

LGF

VL

0F

R1, V2ADDR

v22, 0(R1)

load v2 source

use v21 to test decoder

1195+X14

1196+

1197 +

00000024

0000000

00001AC8

00001AC8

00001ACE

E310 5024 0014

E761 0000 0806

XL16' 5D3A58592525252554454D445F444546'

v2

1247

00001BB8

00001BC0

00001BC8

0000000 00000000

5D3A5859 25252525

54454D44 5F444546

ASMA Ver.	0. 7. 0 zvector-e7-0	6-Find (Zv	ector E7 V	RR-b instructi	on)		08 Feb 2025 12: 42: 57 Page 28
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001CA2 00001CA4	00000000 00000000			1299+ 1300+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
00001CAC 00001CAD 00001CB8	FF E5C6C5C5 40404040 00001D20			1301+ 1302+ 1303+	DC DC DC	X' FF' CL8' VFEE' A(RE17)	extracted CC, if test failed instruction name address of v1 result
00001CBC 00001CC0 00001CC4	00001D30 00001D40 00000010			1304+ 1305+ 1306+	DC DC DC	A(RE17+16) A(RE17+32) A(16)	address of v2 source address of v3 source result length
00001CC8 00001CD0 00001CD8	00001D20 00000000 00000000 00000000 00000000			1307+REA17 1308+ 1309+V1017	DC DS DS	A(RE17) FD XL16	result address gap V1 output
00001CE0 00001CE8	00000000 00000000 00000000 00000000			1310+ 1311+*	DS	FD	gap
00001CF0 00001CF0 00001CF6	E310 5024 0014 E761 0000 0806		00000024 00000000	1312+X17 1313+ 1314+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder
00001CFC 00001D02 00001D08	E310 5028 0014 E771 0000 0806 E756 7030 2E80		00000028 00000000	1315+ 1316+ 1317+	LGF VL VFEE	R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 3	load v3 source use v22 to test decoder test instruction
00001D0E 00001D12 00001D16	B98D 0020 5020 500C E750 5040 080E		0000000C 00001CD8	1318+ 1319+ 1320+	EPSW ST VST	R2, R0 R2, CCPSW V21, V1017	extract psw to save CC save v1 output
00001D1C 00001D20 00001D20	07FB			1321+ 1322+RE17 1323+	BR DC DROP	R11 OF R5	return V1 for this test
00001D20 00001D28 00001D30	00000000 00000004 00000000 00000000 5D3A5859 00000000			1324 1325	DC DC	XL16' 0000000000000	0004000000000000000' V1 00002525255F444546' v2
00001D38 00001D40 00001D48				1326	DC		252525252525252525' v3

ASWA VEI'.	0. 7. 0 Zvector- e7-	00-FINA (ZV	ector E/ V.	KK-D THSCFUCCE	OII)		06 Feb 2025 12: 42: 57 Page 50
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00001E08		00001E08		1380+	USING	* R 5	base for test data and test routine
00001E08	00001E60	OUUUILUU		1381+T19	DC	A(X19)	address of test routine
00001E0C	0013			1382+	DC	H' 19'	test number
00001E0E	00			1383+	DC	X' 00'	cese number
00001E0E	00			1384+	DC	HL1'0'	m4 used
00001E10	03			1385+	DC	HL1' 3'	m5 used
00001E10	03			1386+	DC	HL1' 3'	CC
00001E12	0E			1387+	DC	HL1' 14'	CC failed mask
00001E12	00000000 00000000			1388+	DS	2F	extracted PSW after test (has CC)
00001E1C	FF			1389+	DC	X' FF'	extracted CC, if test failed
00001E1D	E5C6C5D5 C5404040			1390+	DC	CL8' VFENE'	instruction name
00001E28	00001E90			1391+	DC	A(RE19)	address of v1 result
00001E2C	00001EA0			1392+	DC	A(RE19+16)	address of v2 source
00001E30	00001EB0			1393+	DC	A(RE19+32)	address of v3 source
00001E34	00000010			1394+	DC	A(16)	result length
00001E38	00001E90			1395+REA19	DC	A(RE19)	result address
00001E40	0000000 00000000			1396+	DS	FĎ	
00001E48	00000000 00000000			1397+V1019	DS	XL16	gap V1 output
00001E50	0000000 00000000						•
00001E58	0000000 00000000			1398+	DS	FD	gap
				1399+*			
00001E60				1400+X19	DS	0F	
00001E60	E310 5024 0014		00000024	1401+	LGF	R1, V2ADDR	load v2 source
00001E66	E761 0000 0806		00000000	1402+	VL	v22, 0(R1)	use v21 to test decoder
00001E6C	E310 5028 0014		00000028	1403+	LGF	R1, V3ADDR	load v3 source
00001E72	E771 0000 0806		00000000	1404+	VL	v23, 0(R1)	use v22 to test decoder
00001E78	E756 7030 0E81			1405+	VFENE	V21, V22, V23, 0, 3	test instruction
00001E7E	B98D 0020			1406+	EPSW	R2, R0	extract psw
00001E82	5020 500C		000000C	1407+	ST	R2, CCPSW	to save CC
00001E86	E750 5040 080E		00001E48	1408+	VST	V21, V1019	save v1 output
00001E8C	O7FB			1409+	BR	R11	return
00001E90				1410+RE19	DC	OF	V1 for this test
00001E90				1411+	DROP	R5	
00001E90	00000000 00000010			1412	DC	XL16' 00000000000000	0100000000000000000' V1
00001E98	00000000 00000000						
00001EA0	5D3A5859 5A535953			1413	DC	XL16' 5D3A58595A535	95354454D445F444546' v2
00001EA8	54454D44 5F444546						
00001EB0	5D3A5859 5A535953			1414	DC	XL16' 5D3A58595A535	95354454D445F444546' v3
00001EB8	54454D44 5F444546						
				1415			
						ual, with zero	cc=0
00004500				1417		VFENE, 0, 3, 0	
00001EC0		00004500		1418+	DS	OFD	
00001EC0	00001E10	00001EC0		1419+	USING		base for test data and test routine
00001EC0	00001F18			1420+T20	DC DC	A(X20)	address of test routine
00001EC4	0014			1421+	DC	H' 20'	test number
00001EC6	00			1422+	DC	X' 00'	Aa.d
00001EC7	00			1423+	DC	HL1'0'	m4 used
00001EC8	03			1424+	DC DC	HL1' 3'	m5 used CC
00001EC9	00			1425+	DC	HL1' 0'	
00001ECA	07			1426+	DC DC	HL1' 7'	CC failed mask
00001ECC 00001ED4	00000000 00000000 FF			1427+ 1428+	DS DC	2F X' FF'	extracted PSW after test (has CC)
00001ED4 00001ED5	E5C6C5D5 C5404040			1428+ 1429+	DC DC	CL8' VFENE'	extracted CC, if test failed instruction name
00001ED5	00001F48			1429+ 1430+	DC DC	A(RE20)	address of v1 result
00001EE0 00001EE4	00001F58			1430+ 1431+	DC DC	A(RE20) A(RE20+16)	address of v2 source
UUUUIEE4	OUUUITJO			1431+	DC	A(AE&U+IU)	auuless of va soulce

R1, V3ADDR

v23, 0(R1)

load v3 source

use v22 to test decoder

LGF

VL

00001FDC

00001FE2

E310 5028 0014

E771 0000 0806

00000028

00000000

1481+

1482+

ASMA Ver. 0.7.0 zvector-e7-06-Find (Zvector E7 VRR-b instruction)

LOC	OBJECT (CODE	ADDR1	ADDR2	STMT				
00001FE8 00001FEE	E756 7030 (B98D 0020	0E81			1483+ 1484+	EPSW	V21, V22, V23, 0, 3 R2, R0	test inst	cructi on
00001FF2 00001FF6 00001FFC	5020 500C E750 5040 (07FB	080E		0000000C 00001FB8	1485+ 1486+ 1487+	ST VST BR	R2, CCPSW V21, V1021 R11	to save CC save v1 output return	
00002000 00002000 00002000	00000000 00				1488+RE21 1489+ 1490	DC DROP DC	OF R5 XL16' 000000000000000	V1 for this test	V1
00002008 00002010	00000000 00 5D3A5859 5A	A255953			1491	DC	XL16' 5D3A58595A2559	95354454D445F444546'	v2
00002018 00002020 00002028	54454D44 51 5D3A5859 5A 54454D44 51	A535953			1492	DC	XL16' 5D3A58595A5359	95354454D445F444546'	v3
					1493	N . E	1.1.0	4	
00002030					1495 1496+	VRR_B DS	ual before zero VFENE, 0, 3, 1 OFD	cc=1	
00002030 00002030 00002034	00002088 0016		00002030		1497+ 1498+T22 1499+	USING DC DC	*, R5 A(X22) H' 22'	base for test data ar address of test routi test number	
00002036 00002037 00002038	00 00 03				1500+ 1501+ 1502+	DC DC DC	X' 00' HL1' 0' HL1' 3'	m4 used m5 used	
00002039 0000203A	01 0B				1503+ 1504+	DC DC	HL1' 1' HL1' 11'	CC CC failed mask	
0000203C 00002044	00000000 00 FF	0000000			1505+ 1506+	DS DC	2F X' FF'	extracted PSW after textracted CC, if test	
00002011 00002045 00002050	E5C6C5D5 C5	5404040			1507+ 1508+	DC DC	CL8' VFENE' A(RE22)	instruction name address of v1 result	. Turreu
00002054 00002058	000020C8 000020D8				1509+ 1510+	DC DC	A(RE22+16) A(RE22+32)	address of v2 source address of v3 source	
0000205C 00002060	00000010 000020B8				1511+ 1512+REA22	DC DC	A(16) A(RE22)	result length result address	
00002068 00002070	00000000 00				1513+ 1514+V1022	DS DS	FD XL16	gap V1 output	
00002078 00002080	00000000 00				1515+ 1516+*	DS	FD	gap	
00002088 00002088 0000208E	E310 5024 (E761 0000 (00000024 00000000	1517+X22 1518+ 1519+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decod	lor
00002094 0000209A	E310 5028 (E771 0000 (0014		0000000 00000028 00000000	1520+ 1521+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decode	
000020A0	E756 7030 (0000000	1522+	VFENE	V21, V22, V23, 0, 3	test inst	
000020A6 000020AA	B98D 0020 5020 500C	none		0000000C	1523+ 1524+	ST	R2, R0 R2, CCPSW	to save CC	
000020AE 000020B4	E750 5040 (07FB	UOUL		00002070	1525+ 1526+	VST BR	V21, V1022 R11	save v1 output return	
000020B8 000020B8	00000000	000007			1527+RE22 1528+	DC DROP	OF R5	V1 for this test	***
000020B8 000020C0	00000000 00	000000			1529	DC		00500000000000000000	V1
000020C8 000020D0	5D3A5859 5A 54004D44 5I				1530	DC	XL16' 5D3A58595A2559	95354004D445F444546'	v2
000020D8 000020E0	5D3A5859 5A 54454D44 5I	A535953			1531	DC	XL16' 5D3A58595A5359	95354454D445F444546'	v3

WH VEI.	U. 7. U ZVector-e7-	00-FING (ZV	ector E7 v	MN-D THSCIUCCI	011 <i>)</i>		08 Feb 2023 12: 42: 37 Fage
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				1532			
				1533 * Byte ,	Not Equ	ual after zero	cc=1
				1534		VFENE, 0, 3, 1	
020E8				1535+	DS	OFD	
020E8		000020E8		1536+	USING		base for test data and test routine
020E8	00002140			1537+T23	DC	A(X23)	address of test routine
020EC	0017			1538+	DC	Н' 23'	test number
020EE	00			1539+	DC	X' 00'	
020EF	00			1540 +	DC	HL1' 0'	m4 used
020F0	03			1541+	DC	HL1' 3'	m5 used
020F1	01			1542+	DC	HL1' 1'	CC
020F2	OB			1543+	DC	旺1' 11'	CC failed mask
020F4	0000000 00000000			1544+	DS	2F	extracted PSW after test (has CC)
020FC	FF			1545+	DC	X' FF'	extracted CC, if test failed
020FD	E5C6C5D5 C5404040			1546+	DC	CL8' VFENE'	instruction name
02108	00002170			1547+	DC	A(RE23)	address of v1 result
0210C	00002180			1548+	DC	A(RE23+16)	address of v2 source
002110	00002190			1549+	DC	A(RE23+32)	address of v3 source
002114	00000010			1550+	DC	A(16)	result length
002118	00002170			1551+REA23	DC	A(RE23)	result address
002120	00000000 00000000			1552+	DS	FD	gap V1 output
002128	00000000 00000000			1553+V1023	DS	XL16	VI output
02130	00000000 00000000			1221	D.C.	TID	
02138	0000000 00000000			1554+	DS	FD	gap
00110				1555+*	D.C.	AT	
002140	T010 F004 0014		00000004	1556+X23	DS	OF	1 1 0
002140	E310 5024 0014		00000024	1557+	LGF	R1, V2ADDR	load v2 source
002146	E761 0000 0806		0000000	1558+	VL	v22, 0(R1)	use v21 to test decoder
00214C	E310 5028 0014		00000028	1559+	LGF	R1, V3ADDR	load v3 source
002152	E771 0000 0806		0000000	1560+	VL	v23, 0(R1)	use v22 to test decoder
002158	E756 7030 0E81			1561+	VPENE	V21, V22, V23, 0, 3	test instruction
00215E	B98D 0020		0000000	1562+		R2, R0	extract psw
002162	5020 500C		000000C	1563+	ST	R2, CCPSW	to save CC
002166	E750 5040 080E		00002128	1564+	VST	V21, V1023	save v1 output
00216C	07FB			1565+	BR	R11	return
002170				1566+RE23	DC	OF R5	V1 for this test
002170	00000000 00000005			1567+	DROP		00050000000000000000 V1
002170	00000000 00000005 00000000 00000000			1568	DC	ALIO UUUUUUUUUUUUU)UU3UUUUUUUUUUUUUU Y1
002178 002180	5D3A5859 5A005953			1569	DC	VI 16' 5D24595054006	595354254D445F444546' v2
002188	54254D44 5F444546			1309	DC	AL10 5D5A56595A005	999994294D449F444940 V2
002190	5D3A5859 5A535953			1570	DC	VI 16' 5D2A5Q5Q5A5Q5	595354454D445F444546' v3
002198	54454D44 5F444546			1070	ЪС	ALIO JDJAJOJJJAJJ	70001101011111010
002130	01101D11 01111010			1571			
					rd. All	l equal, no zero	cc=3
				1573 Hair wo		VFENE, 1, 3, 3	
0021A0				1574+	DS DS	OFD	
021A0		000021A0		1575+	USING		base for test data and test routine
021A0	000021F8	000021110		1576+T24	DC	A(X24)	address of test routine
0021A0	0018			1577+	DC	H' 24'	test number
0021A6	00			1578+	DC	X' 00'	
0021A7	01			1579+	DC	HL1'1'	m4 used
0021A8	03			1580+	DC	HL1'3'	m5 used
0021A9	03			1581+	DC	HL1'3'	CC
0021AA	0E			1582+	DC	HL1' 14'	CC failed mask
0021AC	00000000 00000000			1583+	DS	2F	extracted PSW after test (has CC)
						· · · · · · · · · · · · · · · · · · ·	

DC

DC

DS

DS

DS

DS

A(RE25+32)

A(16)

FD

FD

0F

XL16

A(RE25)

address of v3 source

result length

gap V1 output

gap

result address

1627 +

1628+

1630 +

1632+

1633+*

1634+X25

1629+REA25

1631+V1025

00002280

00002284

00002288

00002290

00002298

000022A0

000022A8

000022B0

00002300

00000010

000022E0

0000000 00000000

0000000 00000000

0000000 00000000

V1

1685

00002398

000023A0

0000000 00000006

00023B0 5	OBJECT CODE	ADDR1	ADDR2	СТМГ					
00023B0 5			IIDDICA	STMT					
00023B8 5	5D3A5859 5A532525 54450000 5F444546			1686	DC	XL16' 5D3A58595A5325	525544500005F444546'	v2	
	5D3A5859 5A535953 54454D44 5F444546			1687	DC	XL16' 5D3A58595A5359	95354454D445F444546'	v3	
				1688			_		
					ord, Not	t Equal after zero	cc=1		
0023C8				1690 1691+	VKK_B DS	VFÉNE, 1, 3, 1 OFD			
0023C8		000023C8		1692+	USING		base for test data an	d test routine	
	00002420	00002000		1693+T27	DC	A(X27)	address of test routi		
	001B			1694+	DC	H' 27'	test number		
	00			1695+	DC	X' 00'			
	01			1696+	DC	HL1' 1'	m4 used		
	03			1697+	DC	HL1'3'	m5 used		
	01 op			1698+	DC	HL1' 1'	CC Coiled made		
	OB			1699+	DC DC	Ш1' 11'	CC failed mask	east (bas CC)	
	00000000 00000000 FF			1700+ 1701+	DS DC	2F X' FF'	extracted PSW after t extracted CC, if test		
	E5C6C5D5 C5404040			1701+ 1702+	DC DC	CL8' VFENE'	instruction name	. Talleu	
	00002450			1702+	DC	A(RE27)	address of v1 result		
	00002460			1704+	DC	A(RE27+16)	address of v2 source		
	00002470			1705+	DC	A(RE27+32)	address of v3 source		
0023F4 0	0000010			1706 +	DC	A(16)	result length		
	00002450			1707+REA27	DC	A(RE27)	result address		
	00000000 00000000			1708+	DS	FD	gap V1 output		
	00000000 00000000			1709+V1027	DS	XL16	V1 output		
	00000000 00000000 0000000 00000000			1710+	DS	FD	gap		
				1711+*			8.1		
002420				1712+X27	DS	0F			
	E310 5024 0014		00000024	1713+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		0000000		VL	v22, 0(R1)	use v21 to test decod	ler	
	E310 5028 0014		00000028		LGF	R1, V3ADDR	load v3 source	la-m	
	E771 0000 0806 E756 7030 1E81		0000000	1710+ 1717+	VL VEENE	v23, 0(R1) V21, V22, V23, 1, 3	use v22 to test decod test inst		
	B98D 0020			1717+		R2, R0	extract psw	Tuction	
	5020 500C		000000C	1719+ 1719+	ST	R2, CCPSW	to save CC		
	E750 5040 080E			1720+	VST	V21, V1027	save v1 output		
00244C 0	07FB			1721+	BR	R11	return		
002450				1722+RE27	DC	0F	V1 for this test		
002450				1723+	DROP	R5		***	
	0000000 00000006			1724	DC	XL16' 0000000000000000	0060000000000000000000	V1	
	00000000 00000000 5D2A5850 5A520000			1795	DC.	VI 16! EDOAEOEOEAEOO	00054459595554445401	9	
	5D3A5859 5A530000 54452525 5F444546			1725	DC	AL10 3D3A38393A33U	000544525255F444546'	v2	
	5D3A5859 5A535953			1726	DC	XI.16' 5D3A58595A535	95354454D445F444546'	v3	
	54454D44 5F444546				DC	ALIO ODOROGOODOOO	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
				1727 1728 * Word,			cc=3		
				1729	VRR_B	VFENE, 2, 3, 3			
002480		00000:00		1730+	DS	OFD		1	
002480	00000400	00002480		1731+	USING		base for test data an		
	000024D8			1732+T28	DC	A(X28)	address of test routi	ne	
000404	001C			1733+	DC	H' 28' X' 00'	test number		
	00			1734+	DC	X ' 11(1)'			

DC

DC

DC

DC

DC

DS

DS

1781+

1782+

1783+

1784+

1786+

1785+REA29

1787+V1029

00002558

0000255C

00002560

00002564

00002568

00002570

00002578

000025C0

000025D0

000025E0

00000010

000025C0

0000000 00000000

0000000 00000000

A(RE29)

A(16) A(RE29)

FD

XL16

A(RE29+16)

A(RE29+32)

address of v1 result

address of v2 source

address of v3 source

result length

gap V1 output

result address

ASMA Ver.	0. 7. 0 zvector-e7-0	6-Find (Zv	ector E7 V	RR-b instructi	on)		08 Feb 2025 12: 42: 57 Page 38
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002580	0000000 00000000						
00002588	0000000 00000000			1788+	DS	FD	gap
				1789+*			8 1
00002590				1790+X29	DS	0F	
00002590	E310 5024 0014		00000024	1791+	LGF	R1, V2ADDR	load v2 source
00002596	E761 0000 0806		00000000	1792+	VL	v22, 0(R1)	use v21 to test decoder
0000259C	E310 5028 0014		00000028	1793+	LGF	R1, V3ÀDDR	load v3 source
000025A2	E771 0000 0806		00000000	1794+	VL	v23, 0(R1)	use v22 to test decoder
000025A8	E756 7030 2E81			1795+	VFENE	V21, V22, V23, 2, 3	test instruction
000025AE	B98D 0020			1796+	EPSW	R2, R0	extract psw
000025B2	5020 500C		000000C	1797+	ST	R2, CCPSW	to save CC
000025B6	E750 5040 080E		00002578	1798+	VST	V21, V1029	save v1 output
000025BC	07FB			1799+	BR	R11	return
000025C0				1800+RE29	DC	OF	V1 for this test
000025C0				1801+	DROP	R5	
000025C0	00000000 00000004			1802	DC	XL16' 00000000000000	0040000000000000000 V1
000025C8	00000000 00000000						
000025D0	5D3A5859 25252525			1803	DC	XL16' 5D3A585925252	52554454D445F444546' v2
000025D8	54454D44 5F444546						
000025E0	5D3A5859 5A535953			1804	DC	XL16' 5D3A58595A535	95354454D445F444546' v3
000025E8	54454D44 5F444546			4000			
				1805			
						ual before zero	cc=1
00000				1807		VFENE, 2, 3, 1	
000025F0		00000200		1808+	DS	OFD	
000025F0	00000040	000025F0		1809+	USING		base for test data and test routine
000025F0	00002648			1810+T30	DC	A(X30)	address of test routine
000025F4	001E			1811+	DC	H' 30'	test number
000025F6	00 02			1812+	DC	X' 00'	J
000025F7				1813+	DC DC	HL1' 2'	m4 used
000025F8	03 01			1814+ 1815+	DC DC	HL1'3' HL1'1'	m5 used CC
000025F9 000025FA	0B			1816+	DC DC	HL1' 11'	CC failed mask
000025FA 000025FC	00000000 00000000			1817+	Th C	2F	extracted PSW after test (has CC)
000023FC	FF			1818+	DS DC	X' FF'	extracted FSW after test (has cc) extracted CC, if test failed
00002004	E5C6C5D5 C5404040			1819+	DC	CL8' VFENE'	instruction name
00002003	00002678			1820+	DC	A(RE30)	address of v1 result
00002614	00002678			1821+	DC	A(RE30) A(RE30+16)	address of v2 source
00002614	00002698			1822+	DC	A(RE30+10) A(RE30+32)	address of v3 source
0000261C	00000010			1823+	DC	A(16)	result length
00002610	00002678			1824+REA30	DC	A(RE30)	result address
00002628	00000000 00000000			1825+	DS	FD	
00002630	0000000 00000000			1826+V1030	DS	XL16	gap V1 output
00002638	0000000 00000000						P
00002640	0000000 00000000			1827+	DS	FD	gap
11002010				1828+*	_ ~	-	O · I
00002648				1829+X30	DS	0F	
00002648	E310 5024 0014		00000024	1830+	LGF	R1, V2ADDR	load v2 source
0000264E	E761 0000 0806		00000000	1831+	VL	v22, 0(R1)	use v21 to test decoder
00002654	E310 5028 0014		00000028	1832+	LGF	R1, V3ADDR	load v3 source
0000265A	E771 0000 0806		0000000	1833+	VL	v23, 0(R1)	use v22 to test decoder
00002660	E756 7030 2E81			1834+		V21, V22, V23, 2, 3	test instruction
00002666	B98D 0020			1835+		R2, R0	extract psw
0000266A	5020 500C		000000C	1836+	ST	R2, CCPSW	to save CC
0000266E	E750 5040 080E		00002630	1837+	VST	V21, V1030	save v1 output
00002674	07FB			1838+	BR	R11	return

1000 183	ASMA Ver.	0. 7. 0 zvector- e7- 0	6-Find (Zv	ector E7 V	RR-b instruct	i on)		08 Feb 2025	5 12: 42: 57 P	age 39
1840	LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
1840	00002678				1839+RE30	DC	0F	V1 for this test		
0000288								VI IOI CIIIS COSC		
00002688 D3A5859 2525255 1842 DC X1.16' 5D3A5859525252550000000005F4444546' v2 00002698 D3A5859 5A555953 1843 DC X1.16' 5D3A58595A53595354454B445F444546' v3 000026A0 D3A5859 D3A5859		0000000 00000004						0040000000000000000	V1	
00002680 00000000 5F444546 00002680 50353895 35353895										
00002686 00002700					1842	DC	XL16' 5D3A5859252525	525000000005F444546'	v2	
00002680					1010	D.C.	W 401 FD01 F070F1 F07	07074474 0 447 7 447401	0	
1845 1845 1845 1845 1845 1845 1845 1845 1846 1845 1846					1843	DC	XL16 5D3A58595A535	95354454D445F444546°	v3	
1845 Word, Not Equal after zero Ce-	UUUUZUAU	34434044 36444340			1844					
1846						Not Ear	ual after zero	cc=1		
000026AB 000026AB 000026AB 1848+ DS OFD 000026AB 1849+731 DC A(X31) address of test routine 000026AC 001F 1850+ DC F 131 test number 000026AC 000026AE 0000026AE 000026AE 0000026AE 0000026AE 0000026AE 0000026AE 0000026AE 0000026AE 0000026AE 00000000 00000000 00000000 000000						VRR B	VFENE, 2, 3, 1			
0000268AB 00002700 1849+T31 DC A(X31) address of test routine 000026AL 00F 1850+ DC H'31' test number 000026AB 00 00 1850+ DC 1851+ DC HL'12' mf used 000026B0 03 1852+ DC HL'11' CC mf used 000026B1 01 1853+ DC HL'11' CC CC failed msk 000026B2 0B 00000000 0000000 1856+ DS 2F extracted PSW after test (has CC) extracted PSW after test (has CC) 00026B6 FF C00026B1 DS C56C5D5 C540404 0B58- DC CMCP370 1857+ DC CMCP371 extracted CC, if test failed 000026B1 000026B2 0B 00002730 0B0026CC OMO02740 1850+ DC CMCP370 1859+ DC CMCP371 DC CMCP371 address of v2 source 000026B0 00002750 00002750 00002750 000026B0 000002750 00000000 0000000 1862+ DC CMCP370 1861+ DC CMCP371 DC A(RE31+16) address of v2 source address of v3 source 000026B0 000026B0 000002750 00000000 00000000 00000000 0000000 0000	000026A8				1847+	DS	OFD			
000028AC 001F			000026A8							e
1851+ DC X' 00' One 1851+ DC M' 1854 DC HI.1 2' Indicate One									1e	
0000268F 02								test number		
000026B0 03							Х'UU' Ш 1'9'	m usod		
000026B1 01		_								
000026B2 000026B6 00000000 00000000 00000000 00000000 1855+ DC 00026BC FF 1857+ DC 1857+										
000026BC PF 1857+ DC N' FF extracted CC, if test failed 000026BD ESC6C5DS C540404 1859+ DC A(RE31) address of v1 result 000026CC 00002740 1859+ DC A(RE31) address of v2 source 000026D0 00002750 1861+ DC A(RE31)+16) address of v3 source 000026D0 00002730 1863+REA31 DC A(RE31) result length 000026D0 0000000 0000000 1863+REA31 DC A(RE31) result length 000026E0 0000000 0000000 0000000 0000000 000000										
000026BB ESC6C3DS C5404040 1858+ DC CL8 VFENE* instruction name										
000026C8 00002730 1859+ DC A(RE31) address of v1 result 000026C0 00002740 1860+ DC A(RE31+32) address of v2 source 000026D0 00002750 1861+ DC A(RE31+32) address of v3 source 000026D0 00000010 1862+ DC A(RE31) result length 000026D0 00000000 00000000 1863+REA31 DC A(RE31) result address 000026E0 00000000 00000000 1864+ DS FD gap 000026F0 00000000 00000000 1866+ DS FD gap 00002700 00000000 1866+ DS FD gap 00002700 00000000 1868+* DS FD gap 00002700 E310 5024 0014 00000278 B69+ LGF RI, V2ADDR Load v2 source 00002710 E310 5028 0014 00000000 1870+ VL v22, 0(R1) use v21 to t									fai l ed	
000026CC 00002740 1860+ DC A(RE31+16) address of v2 source 000026D0 00002750 1861+ DC A(RE31+32) address of v3 source 000026B0 00000730 1863+REA31 DC A(16) result length 000026E0 00000000 00000000 1863+REA31 DC A(RE31) result address 000026E0 00000000 00000000 1865+V1031 DS XL16 V1 output 000026E0 00000000 00000000 1866+ DS FD gap 00002700 00000000 1866+ DS FD gap 00002700 2310 5024 0014 0000024 1869+ LGF R1, V2ADDR Load v2 source 00002710 2310 5024 0014 0000000 1870+ VL v22, 0(R1) use v21 to test decoder 00002712 2771 0000 0806 0000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002718										
000026D4 00002750 1861+ DC A(RE31+32) address of v3 source 000026D8 000002730 1863+REA31 DC A(16) result length 000026E0 0000000 00000000 1864+ DS FD gap 000026E8 00000000 00000000 1865+V1031 DS XL16 V1 output 00026F0 00000000 00000000 1866+ DS FD gap 00002700 1867+* 00002700 1868+X31 DS FD gap 00002700 2310 5024 0014 0000024 1869+ LGF RI, V2ADDR load v2 source 00002706 2310 5024 0014 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 00002716 2510 5028 0014 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002716 2576 7030 2281 1873+ VFENE V21, V22, V23, 2, 3 test instruction <td></td>										
000026B4 0000010 1862+ DC A(16) result length 000026B8 00002730 1863+REA31 DC A(RE31) result address 000026E0 00000000 00000000 1865+V1031 DS FD y1 output 000026F0 00000000 000000000 1866+ DS FD gap 00002700 00002700 1866+ DS FD gap 00002700 1868+X31 DS FD gap 00002700 1867+** DS FD gap 00002700 1869+ LGF R1, V2ADDR 1 oad v2 source 00002700 2310 5024 0014 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 00002701 2710 000 0806 00000000 1871+ LGF R1, V3ADDR 1 oad v3 source 00002712 2771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002712 2771 0000 0806 0000000 1873+ VFENE V21, V22, V23, 2, 3 test instruction 00002718 2750 7030 2E81 1874+ EPSW<										
000026E0 0000000 0000000 1864+ BS FD gap										
000026E8										
000026F0 00000000 00000000 1866+ DS FD gap 00002700 1867+* 1868+X31 DS F 00002700 E310 5024 0014 000024 1869+ LGF R1, V2ADDR load v2 source 00002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 0000270C E310 5028 0014 0000028 1871+ LGF R1, V3ADDR load v3 source 00002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 0000271E E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 0000272E E750 500C 00000000 1875+ ST R2, CCPSW to save CC 0000272C O7FB 1876+ VST V21, V1031 save v1 output 00002730 00002730 1878+RE31 DC F V	000026E0				1864+		FD			
000026F8 00000000 00000000 1866+ 1867+* 1867+* 1868+X31 DS FD gap 00002700 E310 5024 0014 0000024 1869+ LGF R1, V2ADDR load v2 source 1000 v2 source 100002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 100002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v22 to test decoder 100002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 100002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 100002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 1873+ VFENE V21, V22, V23, 2, 3 test instruction 1874+ EPSW R2, R0 extract psw 100002720 to save CC 1875+ ST R2, CCPSW to save CC 100002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 1877+ BR R11 110 return 00002730 00002730 0000000 00000000 00000000 00000000 0000					1865+V1031	DS	XL16	V1 output		
1867+* 1868+* 1					1000	D.C.	ED			
00002700 E310 5024 0014 0000024 1869+ LGF R1, V2ADDR load v2 source 00002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 0000270C E310 5028 0014 0000028 1871+ LGF R1, V3ADDR load v3 source 00002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 00002712 B98D 0020 1874+ EPSW R2, R0 extract psw 00002722 5020 500C 00000000 1875+ ST R2, CCPSW to save CC 00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 0078 1879+ BR R11 return 00002730 00000000 1880 DC XL16' 000000000000000000000000000000000000	000026F8	0000000 00000000				υ5	FD	gap		
00002700 E310 5024 0014 00000024 1869+ LGF R1, V2ADDR load v2 source 00002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 00002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 0000271E B98D 0020 1874+ EPSW R2, R0 extract psw 00002722 5020 500C 0000000 1875+ ST R2, CCPSW to save CC 00002730 500C 000026E8 1876+ VST V21, V1031 save v1 output 00002730 07FB 1879+ BR R11 return 00002730 1879+ DROP R5 00002730 00000000 00000000 000000000 00002748 25252525 5F444546 <	00002700					DC	OF			
00002706 E761 0000 0806 00000000 1870+ VL v22, 0(R1) use v21 to test decoder 00002702 E310 5028 0014 0000000 1871+ LGF R1, V3ADDR load v3 source 00002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 00002712 B98D 0020 1874+ EPSW R2, R0 extract psw 00002726 E750 5040 080E 0000268 1876+ VST V21, V1031 save v1 output 00002730 07FB 1878+RE31 DC 0F V1 for this test 00002730 00000000 1879+ DROP R5 00002730 00000000 00000000 V1 00002740 503A5859 00000000 V1 00002740 503A5859 000000000 0000000000000		E310 5024 0014		00000024				load v2 source		
0000270C E310 5028 0014 00000208 1871+ LGF R1, V3ADDR load v3 source 00002712 E771 0000 0806 00000000 1872+ VL v23, 0(R1) use v22 to test decoder 00002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 00002722 5020 500C 0000000 1875+ ST R2, CCPSW extract psw 00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 007FB 1877+ BR R11 return 00002730 1878+RE31 DC 0F V1 for this test 00002730 00000000 00000000 1880 DC XL16' 000000000000000000000000000000000000									er	
00002718 E756 7030 2E81 1873+ VFENE V21, V22, V23, 2, 3 test instruction 0000271E B98D 0020 1874+ EPSW R2, R0 extract psw 00002722 5020 500C 0000000C 1875+ ST R2, CCPSW to save CC 00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 00002730 00002730 00002730 00002730 00000000 00000004 1879+ DR0P R5 DC OF V1 for this test 00002730 00000000 00000000 00000000 00000000 0000	0000270C			0000028						
0000271E B98D 0020 1874+ EPSW R2, R0 extract psw 00002722 5020 500C 0000000C 1875+ ST R2, CCPSW to save CC 00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 1878+RE31 DC 0F V1 for this test 00002730 1879+ DR0P R5 00002738 00000000 00000000 1880 DC XL16' 000000000000000000000000000000000000				00000000						
00002722 5020 500C 0000000C 1875+ ST R2, CCPSW to save CC 00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 1878+RE31 DC 0F V1 for this test 00002730 00000000 1879+ DR0P R5 00002738 00000000 1880 DC XL16' 000000000000000000000000000000000000									ructi on	
00002726 E750 5040 080E 000026E8 1876+ VST V21, V1031 save v1 output 00002730 1877+ BR R11 return 00002730 1879+ DROP R5 00002738 00000000 00000000 1880 DC XL16' 000000000000000000000000000000000000				0000000						
0000272C 07FB 1877+ BR R11 return 00002730 1878+RE31 DC 0F V1 for this test 00002730 00000000 00000000 1880 DC XL16' 000000000000000000000000000000000000										
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				OOOULUEO						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$										
00002738 00000000 00000000 00002740 5D3A5859 00000000 00002748 25252525 5F444546 00002748 00000000 00002748 00000000 00002748 000000000000000000000000000000000000	00002730				1879+					
00002740 5D3A5859 00000000 1881 DC XL16' 5D3A58590000000252525255F444546' v2 00002748 25252525 5F444546					1880	DC	XL16' 00000000000000	00400000000000000000	V1	
00002748 25252525 5F444546					1001	D.C.	VI 101 FRO 1 FO 20000000	000000000000000000000000000000000000000	0	
					1881	DC	XL16' 5D3A585900000	UUUZ5Z5Z5Z55F444546'	v2	
	00002748	5D3A5859 5A535953			1882	DC	XI 16' 5D34585954535	95354454D445F444546'	v3	
00002758 54454D44 5F444546					1002	DC	ALIO ODOROGOOOOOOO	OCCUPATION TO THE OFFICE OF THE OCCUPATION OF TH	70	

ASIVA VEIT.	0. 7. 0 Zvector-e7-0	JO-FING (ZV	ector E/ v	nn-b Histructi	OII)		06 Feb 2025 12:42:57 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002818		00002818		1936+	USING	* R 5	base for test data and test routine
00002818	00002870	00002010		1937+T33	DC	A(X33)	address of test routine
0000281C	0021			1938+	DC	Н' 33'	test number
0000281E	00			1939+	DC	X' 00'	cese number
0000281E	00			1940+	DC DC	HL1'0'	m4 used
00002820	03			1941+	DC	HL1' 3'	m5 used
00002821	03			1942+	DC	HL1' 3'	CC
00002822	0E			1943+	DC	HL1' 14'	CC failed mask
00002824	0000000 00000000			1944+	DS	2F	extracted PSW after test (has CC)
0000282C	FF			1945+	DC	X' FF'	extracted CC, if test failed
0000282D	E5C6C1C5 40404040			1946+	DC	CL8' VFAE'	instruction name
00002838	000028A0			1947+	DC	A(RE33)	address of v1 result
0000283C	000028B0			1948+	DC	A(RE33+16)	address of v2 source
00002840	000028C0			1949+	DC	A(RE33+32)	address of v3 source
00002844	0000010			1950+	DC	A(16)	result length
00002848	000028A0			1951+REA33	DC	A(RE33)	result address
00002850	0000000 00000000			1952+	DS	FD	
00002858	0000000 00000000			1953+V1033	DS	XL16	gap V1 output
00002860	0000000 00000000						•
00002868	0000000 00000000			1954+	DS	FD	gap
				1955+*			
00002870				1956+X33	DS	0F	
00002870	E310 5024 0014		00000024	1957+	LGF	R1, V2ADDR	load v2 source
00002876	E761 0000 0806		00000000	1958+	VL	v22, 0(R1)	use v21 to test decoder
0000287C	E310 5028 0014		00000028	1959+	LGF	R1, V3ADDR	load v3 source
00002882	E771 0000 0806		00000000	1960+	VL	v23, 0(R1)	use v22 to test decoder
00002888	E756 7030 0E82			1961+	VFAE	V21, V22, V23, 0, 3	test instruction
0000288E	B98D 0020			1962+	EPSW	R2, R0	extract psw
00002892	5020 500C		000000C	1963+	ST	R2, CCPSW	to save CC
00002896	E750 5040 080E		00002858	1964+	VST	V21, V1033	save v1 output
0000289C	07FB			1965+	BR	R11	return
000028A0				1966+RE33	DC	<u>of</u>	V1 for this test
000028A0				1967+	DROP	R5	040000000000000000000000000000000000000
000028A0	00000000 00000010			1968	DC	XL16' 000000000000000	0100000000000000000 V1
000028A8	00000000 00000000			4000	D.C.	W 401 5004 50505 4 505	0.02.142.10.142.10.1
000028B0	5D3A5859 5A535953			1969	DC	XL16, 2D3A282828282	95354454D445F444546' v2
000028B8	54454D44 5F444546			1070	DC	VI 101 0505050505050	
000028C0	25252525 25252525			1970	DC	XL16 2525252525252	52525252525252525' v3
000028C8	25252525 25252525			1071			
				1971	Ma agus	al wa wawa	
				1972 * Byte,			cc=3 M5=4+2+1 RT ZS CS
000028D0				1973 1974+	VKK_B DS	VFAE, 0, 7, 3 OFD	cc=3 M5=4+2+1 RT ZS CS
000028D0		000028D0		1974+ 1975+	USI NG		base for test data and test routine
000028D0	00002928	υυυυλδυυ		1975+ 1976+T34	DC DC		address of test routine
000028D4	00002928			1970+134 1977+	DC DC	A(X34) H' 34'	test number
000028D4	0022			1977+ 1978+	DC DC	N' 00'	CESC HUMBEI
000028D7	00			1979+	DC	HL1' 0'	m4 used
000028D7	07			1979+ 1980+	DC	HL1' 7'	m5 used
000028D9	03			1981+	DC	HL1' 3'	CC CC
000028DA	05 0E			1982+	DC	HL1' 14'	CC failed mask
000028DC	00000000 00000000			1983+	DS DS	2F	extracted PSW after test (has CC)
000028E4	FF			1984+	DC DC	X' FF'	extracted CC, if test failed
000028E5	E5C6C1C5 40404040			1985+	DC	CL8' VFAE'	instruction name
000028E0	00002958			1986+	DC	A(RE34)	address of v1 result
000028F4	00002338			1987+	DC	A(RE34) A(RE34+16)	address of v2 source
JUJUWUI T	0000000			1007	D U	AT (INCLUSED)	add obs of the soul oc

LGF

VL

LGF

VL

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

load v2 source

load v3 source

use v21 to test decoder

use v22 to test decoder

000029E0

000029E6

000029EC

000029F2

E310 5024 0014

E761 0000 0806

E310 5028 0014

E771 0000 0806

00000024

00000000

00000028

0000000

2035+

2036+

2037+

2038+

25252525 25252525

00002AF0

DS

2F

extracted PSW after test (has CC)

2179 +

0000000 00000000

00002C74

2230+X40

00002D78

DS

0F

00002E68

SMA Ver.	0. 7. 0 zvector- e7-0	06-Find (Zv	ector E7 V	RR-b instruct	i on)		08 Feb 202	5 12: 42: 57	Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0002E70 0002E78	5D3A5859 5A255953 54454D44 5F444546			2282	DC	XL16' 5D3A58595A255	95354454D445F444546'	v 2		
0002E80 0002E88	25252525 25252525 25252525 25252525			2283	DC	XL16' 2525252525252	52525252525252525'	v3		
				2284	Fanal	NO 70NO				
0002E90				2285 * Byte, 2286 2287+	VRR_B DS	no zero VFAE, 0, 5, 1 OFD	cc=1 M5=4+1	RT	CS	
0002E90		00002E90		2288+	USING		base for test data an		i ne	
002E90	00002EE8			2289+T42	DC	A(X42)	address of test routi	ne		
002E94 002E96	002A 00			2290+ 2291+	DC DC	H' 42' X' 00'	test number			
002E97	00			2292+	DC	HL1' 0'	m4 used			
002E98	05			2293+	DC	HL1' 5'	m5 used			
002E99	01			2294+	DC	HL1' 1'	CC			
002E9A	OB			2295+	DC	HL1' 11'	CC failed mask			
002E9C	00000000 00000000			2296+	DS	2F	extracted PSW after t)	
002EA4 002EA5	FF E5C6C1C5 40404040			2297+ 2298+	DC DC	X' FF' CL8' VFAE'	extracted CC, if test instruction name	railed		
002EA3 002EB0	00002F18			2299+	DC DC	A(RE42)	address of v1 result			
002EB4	00002F18 00002F28			2300+	DC	A(RE42) A(RE42+16)	address of v2 source			
002EB8	00002F38			2301+	DC	A(RE42+32)	address of v3 source			
002EBC	00000010			2302+	DC	A(16)	result length			
002EC0	00002F18			2303+REA42	DC	A(RE42)	result address			
002EC8	00000000 00000000			2304+	DS	FD	gap V1 output			
002ED0	00000000 00000000			2305+V1042	DS	XL16	V1 output			
002ED8 002EE0	00000000 00000000 00000000 00000000			2306+ 2307+*	DS	FD	gap			
002EE8				2308+X42	DS	0F				
002EE8	E310 5024 0014		00000024	2309+	LGF	R1, V2ADDR	load v2 source			
002EEE	E761 0000 0806		0000000	2310+	VL	v22, 0(R1)	use v21 to test decod	er		
	E310 5028 0014		00000028		LGF	R1, V3ADDR	load v3 source			
002EFA 002F00	E771 0000 0806 E756 7050 0E82		0000000	2312+ 2313+	VL VEAE	v23, 0(R1) V21, V22, V23, 0, 5	use v22 to test decod test inst			
002F06	B98D 0020			2314+		R2, R0	extract psw	ruction		
002F0A	5020 500C		000000C	2315+	ST	R2, CCPSW	to save CC			
002F0E	E750 5040 080E		00002ED0	2316+	VST	V21, V1042	save v1 output			
002F14	07FB			2317+	BR	R11	return			
002F18				2318+RE42	DC	0F	V1 for this test			
002F18	0000000 000000			2319+	DROP	R5	000000000000000000000000000000000000000	V1		
002F18 002F20	00000000 00FF0000 0000000 00000000			2320	DC	ALIB UUUUUUUUUUFFU	00000000000000000000000	V1		
002F2U 002F28	5D3A5859 5A255953			2321	DC	XI.16' 5D3A58595A255	95354454D445F444546'	v2		
002F20				2021	DO	ALLO ODOMOOOOMAJO		₹ ~~		
	25252525 25252525			2322	DC	XL16' 2525252525252	5252525252525252525'	v3		
				2323 2324 * Byte, 2325	VRR_B	VFAE, 0, 13, 1	cc=1 M5=8+4+1	IN RT	CS	
002F48				2326+	DS	OFD	_	_		
002F48	00000000	00002F48		2327+	USING		base for test data an		i ne	
002F48	00002FA0			2328+T43	DC	A(X43)	address of test routi	ne		
002F4C 002F4E	002B			2329+ 2330+	DC DC	H' 43' X' 00'	test number			
002F4E				2331+	DC DC	HL1' 0'	m4 used			
OUWI TI	UU			2001	DC	IIII V	mi uscu			

LOC	OBJECT CODE	ADDR1 ADI	DR2	STMF			
00002F50	OD			2332+	DC	HL1' 13'	m5 used
00002F51	01			2333+	DC	HL1' 1'	CC
00002F52	OB			2334+	DC	HL1' 11'	CC failed mask
00002F54	0000000 00000000			2335+	DS	2F	extracted PSW after test (has CC)
00002F5C	FF			2336+	DC	X' FF'	extracted CC, if test failed
00002F5D	E5C6C1C5 40404040			2337+	DC	CL8' VFAE'	instruction name
00002F68	00002FD0			2338+	DC	A(RE43)	address of v1 result
00002F6C	00002FE0			2339+	DC	A(RE43+16)	address of v2 source
00002F70	00002FF0			2340+	DC	A(RE43+32)	address of v3 source
00002F74	00000010			2341+	DC	A(16)	result length
00002F78 00002F80	00002FD0			2342+REA43	DC DS	A(RE43) FD	result address
00002F88	00000000 00000000 00000000 00000000			2343+ 2344+V1043	DS DS	XL16	gap V1 output
00002F80	0000000 0000000			2344+V1U43	DЗ	ALIO	V1 output
00002F98	0000000 0000000			2345+	DS	FD	gap
00002100	0000000 00000000			2346+*	DS	10	Sup
00002FA0				2347+X43	DS	0F	
00002FA0	E310 5024 0014	0000	00024	2348+	LGF	R1, V2ADDR	load v2 source
00002FA6	E761 0000 0806		00000	2349+	VL	v22, 0(R1)	use v21 to test decoder
00002FAC	E310 5028 0014		00028	2350+	LGF	R1, V3ADDR	load v3 source
00002FB2	E771 0000 0806	0000	00000	2351+	VL	v23, 0(R1)	use v22 to test decoder
00002FB8	E756 70D0 0E82			2352+	VFAE	V21, V22, V23, 0, 13	test instruction
00002FBE	B98D 0020			2353+	EPSW	R2, R0	extract psw
00002FC2	5020 500C		0000C	2354+	ST	R2, CCPSW	to save CC
00002FC6	E750 5040 080E	0000)2F88	2355+	VST	V21, V1043	save v1 output
00002FCC	07FB			2356+	BR	R11	return
00002FD0 00002FD0				2357+RE43	DC DROP	0F R5	V1 for this test
00002FD0	FFFFFFF FF00FFFF			2358+ 2359	DKOP DC)FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00002FD8	FFFFFFFF FFFFFFF			ผงงช	DC	ALIO FFFFFFFFOU	TEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00002FE0	5D3A5859 5A255953			2360	DC	XI.16' 5D3A58595A25	5595354454D445F444546' v2
00002FE8	54454D44 5F444546			~000	ь	ALIO ODOROGOOREO	VOCOO 110 1D 110 10 10 10 10 10 10 10 10 10 10 10 10
00002FF0	25252525 25252525			2361	DC	XL16' 252525252525	5252525252525252525' v3
00002FF8	25252525 25252525						

DS

2F

2414+

extracted PSW after test (has CC)

0000000 00000000

000030C4

ASWA Ver.	0. 7. 0 Zvector- e7- 0	00-FIIIU (ZV	ector E/ v	RR-D HISTIACTI	OII)		06 Feb 2025 12: 42: 57 Fage 51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000030CC	FF			2415+	DC	X' FF'	extracted CC, if test failed
000030CD	E5C6C1C5 40404040			2416+	DC	CL8' VFAE'	instruction name
					DC		
000030D8	00003140			2417+		A(RE45)	address of v1 result
000030DC	00003150			2418+	DC	A(RE45+16)	address of v2 source
000030E0	00003160			2419+	DC	A(RE45+32)	address of v3 source
000030E4	00000010			2420+	DC	A(16)	result length
000030E8	00003140			2421+REA45	DC	A(RE45)	result address
000030F0	00000000 00000000			2422+	DS	FD	gap V1 output
000030F8	0000000 00000000			2423+V1045	DS	XL16	V1 output
00003100	0000000 00000000						•
00003108	0000000 00000000			2424+	DS	FD	gap
				2425+*			8 1
00003110				2426+X45	DS	OF	
00003110	E310 5024 0014		00000024		LGF	R1, V2ADDR	load v2 source
00003116	E761 0000 0806		00000000	2428+	VL	v22, 0(R1)	use v21 to test decoder
0000311C	E310 5028 0014		00000008	2429+	LGF	R1, V3ADDR	load v3 source
00003110	E771 0000 0806		00000028	2430+	VL	v23, 0(R1)	use v22 to test decoder
00003122	E771 0000 0800 E756 7070 0E82		0000000	2431+	VFAE	V23, U(R1) V21, V22, V23, 0, 7	test instruction
0000312E	B98D 0020		0000000	2432+	EPSW	R2, R0	extract psw
00003132	5020 500C		000000C		ST	R2, CCPSW	to save CC
00003136	E750 5040 080E		000030F8	2434+	VST	V21, V1045	save v1 output
0000313C	07FB			2435+	BR	R11	return
00003140				2436+RE45	DC	0F	V1 for this test
00003140				2437+	DROP		
00003140	0000000 00FF0000			2438	DC	XL16' 00000000 00	FF0000 00000000 00000000' V1
00003148	0000000 00000000						
00003150	5D3A5859 5A255953			2439	DC	XL16' 5D3A5859 5A	255953 54004D44 5F444546' v2
00003158	54004D44 5F444546						
00003160	25252525 25252525			2440	DC	XL16' 25252525 25	252525 25252525 25252525' v3
00003168	25252525 25252525						
				2441			
				2442 * Byte,	Equal 1	hefore zero	
				2443	VRR R	VFAE, 0, 15, 2	cc=2 M5=8+4+2+1 IN RT ZS CS
00003170				2444+	DS DS	OFD	
00003170		00003170		2445+	USING		base for test data and test routine
00003170	000031C8	00003170		2446+T46	DC	A(X46)	address of test routine
	00031C8 002E					H' 46'	
00003174				2447+	DC		test number
00003176	00			2448+	DC	X' 00'	m4 wood
00003177	00			2449+	DC	HL1' 0'	m4 used
00003178	0F			2450+	DC	HL1' 15'	m5 used
00003179	02			2451+	DC	HL1'2'	CC
0000317A	OD			2452+	DC	肚1' 13'	CC failed mask
0000317C	0000000 0000000			2453+	DS	2F	extracted PSW after test (has CC)
00003184	FF			2454+	DC	X' FF'	extracted CC, if test failed
00003185	E5C6C1C5 40404040			2455+	DC	CL8' VFAE'	instruction name
00003190	000031F8			2456+	DC	A(RE46)	address of v1 result
00003194	00003208			2457+	DC	A(RE46+16)	address of v2 source
00003198	00003218			2458+	DC	A(RE46+32)	address of v3 source
0000319C	00000010			2459+	DC	A(16)	result length
000031A0	000031F8			2460+REA46	DC	A(RE46)	result address
000031A0	00000000 00000000			2461+	DS	FD	
000031A8	0000000 0000000			2462+V1046	DS DS	XL16	gap V1 output
000031B0 000031B8	0000000 0000000			~7U&T V 1U4U	טע	ALIU	vi ouchuc
				9469	DC	En	don
000031C0	00000000 00000000			2463+	DS	FD	gap
00000100				2464+*	DC	OF	
000031C8				2465+X46	DS	OF	

DROP

DC

R5

XL16' 00000000 00000005 00000000 00000000'

V1

2515+

2516

000032B0

000032B0

000032B8

0000000 00000005

SMA Ver.	0. 7. 0 zvector- e7- 0	06-Find (Zv	ector E7 V	RR-b instruct	i on)		08 Feb 2025	12: 42: 57	Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00032C0 00032C8	5D3A5859 5A255953 54004D44 5F444546			2517	DC	XL16' 5D3A5859	5A255953 54004D44 5F444546'	v2		
00032D0 00032D8	25252525 25252525 25252525 25252525			2518	DC	XL16' 25252525	25252525 25252525 25252525'	v3		
				2519	E1	L - C				
0032E0				2520 * Byte, 2521 2522+	VRR_B DS	before zero VFAE, 0, 5, 1 OFD	cc=1 M5=4+1	RT	CS	
0032E0		000032E0		2523+	USING	*, R 5	base for test data and		i ne	
0032E0 0032E4	00003338 0030			2524+T48 2525+	DC DC	A(X48) H' 48'	address of test routine test number			
0032E4	00			2526+	DC DC	л 46 X' 00'	test number			
0032E7	00			2527+	DC	HL1'0'	m4 used			
0032E8	05			2528+	DC	HL1' 5'	m5 used			
0032E9	01			2529+	DC	HL1' 1'	CC			
0032EA 0032EC	OB 00000000 00000000			2530+ 2531+	DC DS	HL1' 11' 2F	CC failed mask extracted PSW after test	t (bas CC	`	
0032F4	FF			2532+	DC DC	X' FF'	extracted FSW after test		,	
0032F5	E5C6C1C5 40404040			2533+	DC	CL8' VFAE'	instruction name	ur r cu		
003300	00003368			2534+	DC	A(RE48)	address of v1 result			
003304	00003378			2535+	DC	A(RE48+16)	address of v2 source			
003308 00330C	00003388 00000010			2536+ 2537+	DC DC	A(RE48+32) A(16)	address of v3 source			
003310	00003368			2538+REA48	DC DC	A(RE48)	result length result address			
003318	00000000 00000000			2539+	DS	FD				
003320	0000000 00000000			2540+V1048	DS	XL16	gap V1 output			
003328 003330	00000000 00000000 00000000 00000000			2541+ 2542+*	DS	FD	gap			
003338				2543+X48	DS	0F				
003338	E310 5024 0014		00000024	2544+	LGF	R1, V2ADDR	load v2 source			
00333E	E761 0000 0806		00000000		VL	v22, 0(R1)	use v21 to test decoder			
	E310 5028 0014		00000028		LGF	R1, V3ADDR	load v3 source			
00334A 003350	E771 0000 0806 E756 7050 0E82		00000000	2547+ 2548+	VL VEAE	v23, 0(R1) V21, V22, V23, 0,	use v22 to test decoder test instruc			
003356	B98D 0020			2549+		R2, R0	extract psw	ccron		
00335A	5020 500C		000000C		ST	R2, CCPSW	to save CC			
00335E			00003320		VST	V21, V1048	save v1 output			
003364	07FB			2552+	BR	R11	return			
003368 003368				2553+RE48 2554+	DC DROP	0F R5	V1 for this test			
003368 003370	0000000 00FF0000 0000000 00000000			2555	DC		00FF0000 00000000 00000000'	V1		
003378	5D3A5859 5A255953			2556	DC	XL16' 5D3A5859	5A255953 54004D44 5F444546'	v2		
003380 003388 003390	25252525 25252525			2557	DC	XL16' 25252525	25252525 25252525 25252525'	v3		
				2558 2559 * Byte, 2560	VRR_B	VFAE, 0, 13, 1	cc=1 M5=8+4+1	IN RT	cs	
003398		0000000		2561+	DS	OFD				
003398	000033E0	00003398		2562+	USING		base for test data and		i ne	
003398 00339C	000033F0 0031			2563+T49 2564+	DC DC	A(X49) H' 49'	address of test routine test number			
00339E 00339F	00			2565+ 2566+	DC DC DC	н 49 X' 00' HL1' 0'	m4 used			
UUJJJT	00			&JUU†	DC	III I	IIH USCU			

000033A0 OD						
000033A1 01			2567+ 2568+	DC DC	HL1' 13' HL1' 1'	m5 used CC
000033A2 OB	0 00000000		2569+ 2570+	DC DS	HL1' 11' 2F	CC failed mask extracted PSW after test (has CC)
000033AC FF			2571+	DC	X' FF'	extracted CC, if test failed
000033B8 0000342			2572+ 2573+	DC DC	CL8' VFAE' A(RE49)	instruction name address of v1 result
000033BC 0000343 000033C0 0000344			2574+ 2575+	DC DC	A(RE49+16) A(RE49+32)	address of v2 source address of v3 source
000033C4 0000001 000033C8 0000342			2576+ 2577+REA49	DC DC	A(16) A(RE49)	result length result address
000033D0 0000000	0 00000000 0 00000000		2578+ 2579+V1049	DS DS	FD XL16	gap V1 output
000033E0 0000000	0 00000000 0 00000000		2580+	DS	FD	
000033E0 000000	0 0000000		2581+* 2582+X49	DS DS	0F	gap
000033F0 E310 50		00000024	2583+	LGF	R1, V2ADDR	load v2 source
000033FC E310 50		00000000 0000028	2584+ 2585+	VL LGF	v22, 0(R1) R1, V3ADDR	use v21 to test decoder load v3 source
00003408 E756 70	00 0806 D0 0E82	00000000	2586+ 2587+	VL VFAE	v23, 0(R1) V21, V22, V23, 0, 13	use v22 to test decoder test instruction
0000340E B98D 00 00003412 5020 50	OC	000000C	2588+ 2589+	ST	R2, R0 R2, CCPSW	extract psw to save CC
00003416 E750 50 0000341C 07FB	40 080E	000033D8	2590+ 2591+	VST BR	V21, V1049 R11	save v1 output return
00003420 00003420			2592+RE49 2593+	DC DROP	OF R5	V1 for this test
00003420 FFFFFF	F FF00FFFF F FFFFFFFF		2594	DC		OFFFF FFFFFFF FFFFFFFF V1
00003430 5D3A585	9 5A255953 4 5F444546		2595	DC	XL16' 5D3A5859 5A25	55953 54004D44 5F444546' v2
00003440 2525252	5 25252525 5 25252525		2596	DC	XL16' 25252525 2525	52525 25252525 25252525' v3

VRR_B VFAE, 0, 7, 0 2639 cc=0 M5=4+2+1RT ZS CS 2640+ DS 00003508 **OFD** 00003508 00003508 USING *, R5 2641+ base for test data and test routine 00003508 00003560 2642+T51 DC A(X51)address of test routine 0000350C 0033 2643+ DC H' 51' test number 2644+ X' 00' 0000350E 00 DC

HL1'0' 0000350F 00 2645+ DC m4 used 07 2646+ DC HL1'7' 00003510 m5 used 00003511 00 2647+ DC HL1' 0'

2697+V1052

2698+

2699+*

2700+X52

DS

DS

DS

XL16

gap

FD

0F

00003600

00003608

00003610

00003618

0000000 00000000

0000000 00000000

2749+RE53

2750+

2751

DC

DC

DROP

R5

V1 for this test

V1

XL16' 00000000 00000009 00000000 00000000'

00003700

00003700

00003700

00003708

0000000 00000009

	0. 7. 0 zvector- e7-0	·						12: 42: 57	6	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
003710 003718	5D3A5859 5A005953 54254D44 5F444546			2752	DC	XL16' 5D3A5859	5A005953 54254D44 5F444546'	v2		
003720	25252525 25252525			2753	DC	XL16' 25252525	25252525 25252525 25252525'	v3		
003728	25252525 25252525			2754						
				2755 * Byte l	Equal at	fter zero			a a	
03730				2756 2757+	VRR_B DS	VFAE, 0, 5, 1 OFD	cc=1 M5=4+1	RT	CS	
03730		00003730		2758+	USING	*, R 5	base for test data and		i ne	
003730	00003788			2759+T54	DC	A(X54)	address of test routine	:		
003734 003736	0036 00			2760+ 2761+	DC DC	H' 54' X' 00'	test number			
003737	00			2762+	DC	HL1' 0'	m4 used			
003738 003739	05 01			2763+ 2764+	DC DC	HL1'5' HL1'1'	m5 used CC			
003739 00373A	0B			2764+ 2765+	DC DC	HL1' 11'	CC failed mask			
00373C	0000000 00000000			2766+	DS	2F	extracted PSW after tes	t (has CO	C)	
)03744)03745	FF E5C6C1C5 40404040			2767+ 2768+	DC DC	X' FF' CL8' VFAE'	extracted CC, if test finstruction name	ai I ed		
03743	000037B8			2769+	DC	A(RE54)	address of v1 result			
003754	000037C8			2770+	DC	A(RE54+16)	address of v2 source			
003758 00375C	000037D8 00000010			2771+ 2772+	DC DC	A(RE54+32) A(16)	address of v3 source result length			
03760	000037B8			2773+REA54	DC	A(RE54)	result address			
003768	00000000 00000000			2774+	DS	FD	gap			
003770	00000000 00000000 0000000 00000000			2775+V1054	DS	XL16	V1^output			
03780	0000000 0000000			2776+	DS	FD	gap			
00000				2777+*	DC	OF				
003788 003788	E310 5024 0014		00000024	2778+X54 2779+	DS LGF	OF R1, V2ADDR	load v2 source			
00378E	E761 0000 0806		0000000	2780+	VL	v22, 0(R1)	use v21 to test decoder	•		
	E310 5028 0014		00000028		LGF	R1, V3ADDR	load v3 source			
)0379A)037A0	E771 0000 0806 E756 7050 0E82		00000000	2782+ 2783+	VL VFAE	v23, 0(R1) V21, V22, V23, 0,	use v22 to test decoder test instru			
0037A6	B98D 0020			2784+	EPSW	R2, R0	extract psw	.001 011		
0037AA 0037AE	5020 500C E750 5040 080E		0000000C 00003770	2785+ 2786+	ST VST	R2, CCPSW V21, V1054	to save CC save v1 output			
0037RE	07FB		00003770	2787+	BR	R11	return			
0037B8				2788+RE54	DC	0F	V1 for this test			
0037B8 0037B8	00000000 00000000			2789+ 2790	DROP DC	R5	0000000 00FF0000 00000000'	V1		
037E0	00FF0000 00000000			2730	ВС	ALIO OOOOOOO	0000000 00110000 00000000	V 1		
003708	5D3A5859 5A005953			2791	DC	XL16' 5D3A5859	5A005953 54254D44 5F444546'	v2		
)037D0)037D8	54254D44 5F444546 25252525 25252525			2792	DC	XI.16' 25252525	25252525 25252525 25252525'	v3		
0037E0	25252525 25252525							, 0		
				2793 2794 * Byte l	Faucl 64	fton zono				
				2794 * Byte 1 2795		VFAE, 0, 13, 1	cc=1 M5=8+4+1	IN RT	CS	
0037E8				2796+	DS	OFD				
)037E8)037E8	00003840	000037E8		2797+ 2798+T55	USI NG DC	*, R5 A(X55)	base for test data and address of test routine		ci ne	
0037E8	0037			2798+155 2799+	DC DC	H' 55'	test number			
0037EE	00			2800+	DC	X' 00'				
0037EF	00			2801+	DC	HL1' 0'	m4 used			

own ver.	o. v. o zveceoi ev o	o iina (270	ccoi Li i	WW b instruct	.1011)		00 100 2020 12. 12.07 1450	U
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00037F0				2802+	DC	HL1' 13'	m5 used	
00037F1				2803+	DC	HL1' 1'	CC	
00037F2	OB			2804+	DC	HL1' 11'	CC failed mask	
00037F4	<u>00</u> 000000 00000000			2805+	DS	2F	extracted PSW after test (has CC)	
00037FC	FF			2806+	DC	X' FF'	extracted CC, if test failed	
00037FD	E5C6C1C5 40404040			2807+	DC	CL8' VFAE'	instruction name	
0003808	00003870			2808+	DC	A(RE55)	address of v1 result	
000380C	00003880			2809+	DC	A(RE55+16)	address of v2 source	
0003810	00003890			2810+	DC	A(RE55+32)	address of v3 source	
0003814	00000010			2811+	DC	A(16)	result length	
0003818	00003870 00000000 00000000			2812+REA55 2813+	DC DS	A(RE55) FD	result address	
0003828	0000000 0000000			2814+V1055	DS DS	XL16	gap V1 output	
0003830	0000000 0000000			2014+11033	DЗ	ALIU	V1 output	
0003838	0000000 0000000			2815+	DS	FD	ďan	
0003636	0000000 00000000			2816+*	DЗ	ľΨ	gap	
0003840				2817+X55	DS	0F		
0003840	E310 5024 0014		00000024	2818+	LGF	R1, V2ADDR	load v2 source	
0003846	E761 0000 0806		00000000	2819+	VL	v22, 0(R1)	use v21 to test decoder	
000384C	E310 5028 0014		00000028	2820+	ĹĠF	R1, V3ADDR	load v3 source	
0003852	E771 0000 0806		00000000	2821+	VL	v23, 0(R1)	use v22 to test decoder	
0003858	E756 70D0 0E82			2822+	VFAE	V21, V22, V23, 0,		
000385E	B98D 0020			2823+	EPSW	R2, R0	extract psw	
0003862	5020 500C		000000C	2824+	ST	R2, CCPSW	to save CC	
0003866	E750 5040 080E		00003828	2825+	VST	V21, V1055	save v1 output	
000386C	07FB			2826+	BR	R11	return	
0003870				2827+RE55	DC	0F	V1 for this test	
0003870				2828+	DROP	R5		
0003870				2829	DC	XL16' FFFFFFF	FFFFFFF FF00FFFF FFFFFFFF V1	
0003878	FF00FFFF FFFFFFF			0000	D .C	TT 401 PRO1 POT	71007070 71071P11 7F1117101	
0003880	5D3A5859 5A005953			2830	DC	XL16' 5D3A5859	5A005953 54254D44 5F444546' v2	
0003888				0004	D.C.	W 4010505050	0.0000000000000000000000000000000000000	
0003890				2831	DC	XL16' 25252525	25252525 25252525 25252525' v3	
0003898	25252525 25252525							

0F

DS

2935+X58

00003A68

00003B58

	0. 7. 0 zvector- e7-0	•					08 Feb 2025 12: 42: 57 Pa	age (
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
003B60 003B68	5D3A5859 5A532525 54454D44 5F444546			2987	DC	XL16' 5D3A5859	5A532525 54454D44 5F444546' v2	
003B70 003B78				2988	DC	XL16' 25252525	25252525 25252525 25252525' v3	
				2989	1 5			
				2990 * Halfwo 2991	ord, Equ VRR R	ual, no zero VFAE, 1, 7, 1	cc=1 M5=4+2+1 RT ZS CS	S
003B80				2992+	DS	OFD		
003B80	οσοσοπο	00003B80		2993+	USING	*, R 5	base for test data and test routine	9
)03B80)03B84	00003BD8 003C			2994+T60 2995+	DC DC	A(X60) H' 60'	address of test routine test number	
03B86	00			2996+	DC	X' 00'	cese number	
003B87				2997+	DC	肚1' 1'	m4 used	
003B88 003B89	07 01			2998+ 2999+	DC DC	HL1' 7' HL1' 1'	m5 used CC	
)ОЗВ8А	0B			3000+	DC DC	HL1' 11'	CC failed mask	
03B8C	0000000 00000000			3001+	DS	2F	extracted PSW after test (has CC)	
03B94	FF			3002+	DC	X' FF'	extracted CC, if test failed	
03B95 03BA0	E5C6C1C5 40404040 00003C08			3003+ 3004+	DC DC	CL8' VFAE' A(RE60)	instruction name address of v1 result	
03BA4	00003C08			3005+	DC	A(RE60+16)	address of v1 resurce	
03BA8	00003C28			3006+	DC	A(RE60+32)	address of v3 source	
03BAC	00000010			3007+	DC	A(16)	result length	
03BB0 03BB8	00003C08 00000000 00000000			3008+REA60 3009+	DC DS	A(RE60) FD	result address gap	
03BC0	0000000 00000000			3010+V1060	DS	XL16	V1 output	
03BC8 03BD0	00000000 00000000 0000000 00000000			3011+	DS	FD	gap	
ООВВО				3012+*	DO	10	gup	
003BD8				3013+X60	DS	OF		
03BD8	E310 5024 0014 E761 0000 0806		00000024 00000000	3014+ 3015+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder	
	E310 5028 0014		0000000		LGF	R1, V3ADDR	load v3 source	
03BEA	E771 0000 0806		00000000	3017+	VL	v23, 0(R1)	use v22 to test decoder	
03BF0	E756 7070 1E82			3018+	VFAE	V21, V22, V23, 1,		
03BF6 03BFA	B98D 0020 5020 500C		000000C	3019+ 3020+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC	
03BFE	E750 5040 080E		00003BC0	3021+	VST	V21, V1060	save v1 output	
03C04	07FB			3022+	BR	R11	return	
03C08 03C08				3023+RE60 3024+	DC DROP	0F R5	V1 for this test	
03C08	0000000 0000FFFF			3025	DC		0000FFFF 00000000 00000000' V1	
03C10 03C18	00000000 00000000 5D3A5859 5A532525			3026	DC	XL16' 5D3A5859	5A532525 54454D44 5F444546' v2	
003C20	54454D44 5F444546							
)03C28)03C30	25252525 25252525 25252525 25252525			3027	DC	XL16' 25252525	25252525 25252525 25252525' v3	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				3028 3029 * Halfwo 3030	ord, Equ	ual, no zero VFAE, 1, 15, 1	cc=1 M5=8+4+2+1 IN RT ZS CS	S
003C38		00000000		3031+	DS	OFD		
003C38 003C38	00003C90	00003C38		3032+ 3033+T61	USI NG DC	*, R5 A(X61)	base for test data and test routine address of test routine	9
003C3C	003D			3033+161	DC DC	H' 61'	test number	
003C3E	00			3035+	DC	X' 00'		
003C3F	01			3036+	DC	HL1' 1'	m4 used	

V21, V1063

R11

save v1 output

return

VST

BR

3138+

3139 +

00003DE8

00003E26

00003E2C

E750 5040 080E

07FB

ASMA Ver.	0. 7. 0 zvector- e7-0	06-Find (Zv	ector E7 V	RR-b instructi	on)		08 Feb 2025 12: 42: 57 Page 66
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003E30				3140+RE63	DC	<u>of</u>	V1 for this test
00003E30	00000000 0000EEE			3141+	DROP	R5	0000EEE 0000000 00000000 U1
00003E30 00003E38	00000000 0000FFFF 00000000 00000000			3142	DC	YF10, 00000000	0000FFFF 00000000 00000000' V1
00003E30	5D3A5859 5A532525			3143	DC	XL16' 5D3A5859	5A532525 54450000 5F444546' v2
00003E48	54450000 5F444546						
00003E50				3144	DC	XL16' 25252525	25252525 25252525 25252525' v3
00003E58	25252525 25252525			3145			
					rd, Eg	ual before zero	0
				3147	VRR_B	VFAE, 1, 15, 2	cc=2 M5=8+4+2+1 IN RT ZS CS
00003E60		00000		3148+	DS	OFD	
00003E60 00003E60	00003EB8	00003E60		3149+ 3150+T64	USING		base for test data and test routine address of test routine
00003E64	0040			3151+ 3151+	DC DC	A(X64) H' 64'	test number
00003E66	00			3152+	DC	X' 00'	cese number
00003E67	01			3153+	DC	HL1' 1'	m4 used
00003E68	0F			3154+	DC	HL1' 15'	m5 used
00003E69 00003E6A	02 0D			3155+ 3156+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask
00003E6A	00000000 00000000			3157+	DS	2F	extracted PSW after test (has CC)
00003E74	FF			3158+	DC	X' FF'	extracted CC, if test failed
00003E75	E5C6C1C5 40404040			3159+	DC	CL8' VFAE'	instruction name
00003E80	00003EE8			3160+	DC	A(RE64)	address of v1 result
00003E84 00003E88	00003EF8 00003F08			3161+ 3162+	DC DC	A(RE64+16) A(RE64+32)	address of v2 source address of v3 source
00003E8C	0000010			3163+	DC	A(RE04+32) A(16)	result length
00003E90	00003EE8			3164+REA64	DC	A(RE64)	result address
00003E98	0000000 00000000			3165+	DS	FD	gap
00003EA0	00000000 00000000			3166+V1064	DS	XL16	V1 output
00003EA8 00003EB0	00000000 00000000 0000000 00000000			3167+	DS	FD	don
OOOOSEDO	0000000 0000000			3168+*	טט	ľΨ	gap
00003EB8				3169+X64	DS	0F	
00003EB8	E310 5024 0014		00000024	3170+	LGF	R1, V2ADDR	load v2 source
00003EBE	E761 0000 0806		0000000		VL	v22, 0(R1)	use v21 to test decoder
00003EC4 00003ECA	E310 5028 0014 E771 0000 0806		00000028 00000000		LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder
00003ECA	E771 0000 0800 E756 70F0 1E82		0000000	3174+	VFAE	V23, U(K1) V21, V22, V23, 1,	
00003ED6	B98D 0020			3175+	EPSW	R2, R0	extract psw
00003EDA	5020 500C		000000C	3176+	ST	R2, CCPSW	to save CC
00003EDE	E750 5040 080E		00003EA0	3177+	VST	V21, V1064	save v1 output
00003EE4 00003EE8	07FB			3178+ 3179+RE64	BR DC	R11 OF	return V1 for this test
00003EE8				3180+	DROP	R5	VI TOI CHIS CCSC
00003EE8	FFFFFFF FFFF0000			3181	DC		FFFF0000 FFFFFFF FFFFFFFF V1
00003EF0	FFFFFFF FFFFFFF			0100	D.C.	VI 101 FROLESS	74700707 74470000 771447401 0
00003EF8 00003F00	5D3A5859 5A532525 54450000 5F444546			3182	DC	XL16, 2D3V2828	5A532525 54450000 5F444546' v2
00003F08				3183	DC	XL16' 25252525	25252525 25252525 25252525' v3
00003F10				2100	20		TOTAL RONONONO TO
				3184	_	•	
						ual after zero	
00003F18				3186 3187+	VKK_B DS	VFAE, 1, 3, 0 OFD	cc=0 M5=2+1 ZS CS
00003F18		00003F18		3188+	USING		base for test data and test routine
				,	5.52110	,	ZZZZ ZZZ ZZZ WWW WWW COOK I VWCI IV

DC

DC

A(RE66+16)

A(RE66+32)

address of v2 source

address of v3 source

3239+

3240 +

00003FF4

00003FF8

00004068

VFAE

V21, V22, V23, 1, 15

test instruction

3291 +

000040F8

E756 70F0 1E82

DS

3404+X70

00004308

0F

0000000 00000000

000043F8

	0. 7. 0 zvector- e7-0	•			i on)		08 Feb 2025 12: 42: 57 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0004400 0004408	5D3A5859 25252525 54454D44 5F444546			3456	DC	XL16' 5D3A5859	25252525 54454D44 5F444546' v2
0004410 0004418	25252525 25252525 25252525 25252525			3457	DC	XL16' 25252525	25252525 25252525 25252525' v3
				3458	г 1		
0004420				3459 * Word, 3460 3461+		no zero VFAE, 2, 7, 1 OFD	cc=1 M5=4+2+1 RT ZS CS
004420		00004420		3462+	USING		base for test data and test routine
004420	00004478			3463+T72	DC	A(X72)	address of test routine
004424 004426	0048 00			3464+ 3465+	DC DC	H' 72' X' 00'	test number
004420 004427				3466+	DC DC	HL1'2'	m4 used
004428	07			3467+	DC	HL1' 7'	m5 used
004429	01			3468+	DC	HL1' 1'	CC
00442A 00442C	OB 00000000 00000000			3469+ 3470+	DC DS	HL1' 11' 2F	CC failed mask extracted PSW after test (has CC)
004420	FF			3471+	DC DC	X' FF'	extracted CC, if test failed
004435	E5C6C1C5 40404040			3472+	DC	CL8' VFAE'	instruction name
004440				3473+	DC	A(RE72)	address of v1 result
004444 004448	000044B8 000044C8			3474+ 3475+	DC DC	A(RE72+16) A(RE72+32)	address of v2 source address of v3 source
004446 00444C				3475+ 3476+	DC DC	$\begin{array}{c} A(RE/2+32) \\ A(16) \end{array}$	result length
004450				3477+REA72	DC	A(RE72)	result address
004458	0000000 00000000			3478+	DS	FD	gap
004460				3479+V1072	DS	XL16	V1 output
004468 004470	00000000 00000000 00000000 00000000			3480+ 3481+*	DS	FD	gap
004478				3482+X72	DS	0F	
	E310 5024 0014		00000024	3483+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806 E310 5028 0014		00000000 00000028		VL LGF	v22, 0(R1) R1, V3ADDR	use v21 to test decoder load v3 source
00448A	E771 0000 0806		00000028	3486+	VL	v23, 0(R1)	use v22 to test decoder
004490	E756 7070 2E82			3487+	VFAE	V21, V22, V23, 2,	
004496	B98D 0020		0000000	3488+		R2, R0	extract psw
00449A 00449E	5020 500C E750 5040 080E		0000000C 00004460	3489+ 3490+	ST VST	R2, CCPSW V21, V1072	to save CC
00449E	07FB		00004400	3490+ 3491+	BR	R11	save v1 output return
0044A8	0.12			3492+RE72	DC	0F	V1 for this test
0044A8				3493+	DROP	R5	
0044A8 0044B0	00000000 FFFFFFF 00000000 00000000			3494	DC	XL16' 00000000	FFFFFFF 00000000 00000000' V1
0044BU 0044B8	5D3A5859 25252525			3495	DC	XL16' 5D3A5859	25252525 54454D44 5F444546' v2
0044C0	54454D44 5F444546			3100			
0044C8 0044D0	25252525 25252525 25252525 25252525			3496	DC	XL16' 25252525	25252525 25252525 25252525' v3
				3497 3498 * Word,			4 1P 0 4 0 4 TV PM 70 70
0044D8				3499 3500+	VRR_B DS	VFAE, 2, 15, 1 OFD	cc=1 M5=8+4+2+1 IN RT ZS CS
0044D8		000044D8		3500+ 3501+	USI NG		base for test data and test routine
0044D8	00004530			3502+T73	DC	A(X73)	address of test routine
0044DC	0049			3503+	DC	H' 73'	test number
0044DE				3504+ 2505+	DC DC	X' 00'	m4 usod
0044DF	UL			3505+	DC	HL1' 2'	m4 used

XL16

DS

3557+V1074

000045D0

	ASMA Ver.	0. 7. 0 zvector-e7-0)6- Find (Zv	ector E7 V	RR-b instructi	on)		08 Feb 2025 12: 42: 57 Page 75
	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0	000045D8	0000000 00000000						
0	000045E0	0000000 00000000			3558 +	DS	FD	gap
					3559+*			.
	000045E8				3560+X74	DS_	0F	
	000045E8	E310 5024 0014		00000024	3561+	LGF	R1, V2ADDR	load v2 source
	000045EE	E761 0000 0806		0000000	3562+	VL	v22, 0(R1)	use v21 to test decoder
	000045F4	E310 5028 0014		00000028	3563+	LGF	R1, V3ADDR	load v3 source
	000045FA 00004600	E771 0000 0806 E756 7030 2E82		0000000	3564+ 3565+	VL VFAE	v23, 0(R1) V21, V22, V23, 2, 3	use v22 to test decoder test instruction
	0004606	B98D 0020			3566+	EPSW	R2, R0	extract psw
	0000460A	5020 500C		000000C	3567+	ST	R2, CCPSW	to save CC
	0000460E	E750 5040 080E		000045D0	3568+	VST	V21, V1074	save v1 output
	00004614	07FB			3569+	BR	R11	return
	0004618				3570+RE74	DC	OF	V1 for this test
	00004618				3571+	DROP	R5	
	00004618	00000000 00000004			3572	DC	XL16' 00000000 00	0000004 00000000 00000000' V1
	00004620	00000000 00000000			0570	D.C	VI 101 FD04 F0F0 OF	7070707 0000000 TT4447401 0
	0004628	5D3A5859 25252525			3573	DC	ХL16' 5D3A5859 25	5252525 00000000 5F444546' v2
	00004630 00004638	00000000 5F444546 25252525 25252525			3574	DC	VI 16' 95959595 95	5252525 25252525 25252525' v3
	0004638				3374	DC	ALIO AJAJAJAJ AJ	JEJEJEJ EJEJEJEJ EJEJEJEJ VJ
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0004040				3575			
					3576 * Word,	Equal 1	before zero	
					3577		VFAE, 2, 7, 2	cc=2 M5=4+2+1 RT ZS CS
0	00004648				3578 +	DS	OFD	
	00004648		00004648		3579+	USING		base for test data and test routine
	00004648	000046A0			3580+T75	DC	A(X75)	address of test routine
	0000464C	004B			3581+	DC	H' 75'	test number
	000464E	00 02			3582+	DC	X' 00'	m4 wood
	0000464F 00004650	02 07			3583+ 3584+	DC DC	HL1' 2'	m4 used
		07						mb ucod
	แนนนกรา	02					IL1'7' HI 1'2'	m5 used CC
0	00004651 00004652	02 0D			3585+	DC	HL1' 2'	CC
	00004652	OD			3585+ 3586+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask
0	00004652				3585+	DC	HL1' 2'	CC
0	00004652 00004654 0000465C 0000465D	OD 00000000 00000000 FF E5C6C1C5 40404040			3585+ 3586+ 3587+ 3588+ 3589+	DC DC DS DC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE'	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name
	00004652 00004654 0000465C 0000465D 00004668	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+	DC DC DS DC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result
	00004652 00004654 0000465C 0000465D 00004668	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046E0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+	DC DC DS DC DC DC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source
	00004652 00004654 0000465C 0000465D 00004668 0000466C	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046E0 000046F0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+	DC DC DC DC DC DC DC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source
	00004652 00004654 0000465C 0000465D 00004668 0000466C 00004670	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+	DC DC DC DC DC DC DC DC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
	00004652 00004654 0000465C 0000465D 00004668 0000466C 00004670 00004674	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75	DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
	00004652 00004654 0000465C 0000465D 00004668 00004670 00004674 00004678	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 000046D0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75	DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
	00004652 00004654 0000465C 0000465D 00004668 00004670 00004674 00004678 00004688	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 0000000 00000000 00000000 00000000			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75	DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
	00004652 00004654 0000465C 0000465D 00004668 00004670 00004674 00004678	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 000046D0			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75	DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
	00004652 00004654 0000465D 00004668 0000466C 00004674 00004678 00004680 00004680 00004690	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 0000010 000046D0 0000000 0000000 0000000 0000000 0000000 0000000			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
	00004652 00004654 0000465D 0000465D 0000466C 00004670 00004674 00004678 00004680 00004680 00004690 00004690	OD 00000000 00000000 FF E5C6C1C5 40404040 000046E0 000046F0 00000010 000046D0 0000000 0000000 0000000 0000000 0000000 00000000			3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
	00004652 00004654 0000465D 0000465D 0000466C 00004670 00004674 00004678 00004680 00004680 00004690 00004690	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000		00000024	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source
	00004652 00004654 0000465D 0000465D 00004668 00004670 00004674 00004678 00004688 00004688 00004690 00004640 000046A0	OD 00000000 00000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 E310 5024 0014 E761 0000 0806		0000000	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder
	00004652 00004654 0000465C 0000465D 00004668 00004670 00004674 00004678 00004680 00004680 00004680 00004680 000046A0 000046A0	OD 00000000 000000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 0000000 00000000 0000000 0000000 0000000 00000000		00000000 00000028	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source
	00004652 00004654 0000465D 00004668 0000466C 00004674 00004678 00004688 00004688 00004690 000046A0 000046A0 000046AC 000046AC	OD 00000000 000000000 FF E5C6C1C5 40404040 000046D0 000046F0 0000010 000046D0 0000000 00000000 0000000 0000000 0000000 0000000 0000000 0000000 E310 5024 0014 E761 0000 0806 E310 5028 0014 E771 0000 0806		0000000	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+ 3603+	DC LGF VL LGF	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder
	00004652 00004654 0000465D 0000465D 0000466C 00004670 00004674 00004678 00004680 00004680 00004690 00004690 000046A0 000046A0 000046AC 000046B2	OD 00000000 000000000 FF E5C6C1C5 40404040 000046D0 000046E0 000046F0 0000000 0000000 0000000 00000000 0000000 00000000		00000000 00000028	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+ 3603+ 3604+	DC LC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 7	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder test instruction
	00004652 00004654 0000465D 00004668 0000466C 00004674 00004678 00004688 00004688 00004690 000046A0 000046A0 000046AC 000046AC	OD 00000000 000000000 FF E5C6C1C5 40404040 000046D0 000046F0 00000010 000046D0 0000000 00000000 0000000 00000000 0000000 00000000		00000000 00000028	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+ 3603+	DC LC DC	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 7 R2, R0	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder extract psw
	00004652 00004654 0000465D 0000465D 0000466C 00004670 00004674 00004678 00004680 00004680 00004680 00004680 00004680 00004680 00004680 000046A0 000046A0 000046AC 000046BE	OD 00000000 000000000 FF E5C6C1C5 40404040 000046D0 000046E0 000046F0 0000000 0000000 0000000 00000000 0000000 00000000		0000000 0000028 0000000	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+ 3603+ 3604+ 3605+	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 7	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder test instruction
	00004652 00004654 0000465D 0000465D 0000466C 00004670 00004674 00004678 00004680 00004680 00004680 00004680 00004680 00004680 00004680 00004680 00004680 00004680 00004680 00004680	OD O0000000 00000000 FF E5C6C1C5 40404040 O00046D0 O00046F0 O0000010 O00046D0 O000000 00000000 O000000 00000000 O000000 00000000		0000000 0000028 00000000	3585+ 3586+ 3587+ 3588+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+REA75 3595+ 3596+V1075 3597+ 3598+* 3599+X75 3600+ 3601+ 3602+ 3603+ 3604+ 3605+ 3606+	DC D	HL1' 2' HL1' 13' 2F X' FF' CL8' VFAE' A(RE75) A(RE75+16) A(RE75+32) A(16) A(RE75) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 7 R2, R0 R2, CCPSW	CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v21 to test decoder load v3 source use v22 to test decoder extract psw to save CC

base for test data and test routine

00004870

ASMA Ver. 0.7.0 zvector-e7-06-Find (Zvector E7 VRR-b instruction)

ADDR1

ADDR2

00000024

0000000

00000028

00000000

000000C

000047F8

STM

3659 +

3660+

3661+

3662+

3663+

3664+

3665+

3666+

3667+

3668+

3669+

3670+

3671+

3673+

3675+

3678+

3679 +

3680+

3681+

3682+

3683+

3684+

3685+

3686+

3688+

3689

3690

3691

3692

3696+

3687+RE77

3676+*

3677+X77

3672+REA77

3674+V1077

3658+T77

DC

DC

DC

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

ST

VST

BR

DC

DC

DC

DC

DROP

VFAE

A(X77)

H' 77'

X' 00' HL1'2'

HL1'3'

HL1'0'

HL1'7'

X' FF'

A(16)

FD

FD

0F

EPSW R2, R0

R11

0F

R5

USING *, R5

XL16

A(RE77)

CL8' VFAE'

A(RE77+16)

A(RE77+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R2, CCPSW

V21. V1077

V21, V22, V23, 2, 3

A(RE77)

2F

OBJECT CODE

0000000 00000000

E5C6C1C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5024 0014

E761 0000 0806

E310 5028 0014

E771 0000 0806

E756 7030 2E82

E750 5040 080E

00000000 00000004

0000000 00000000

B98D 0020

5020 500C

000048C8

0000487C 00000000 00000000

000048F8

00004908

00004918

E5C6C1C5 40404040

004E

00

02

07

00

07

FF

07FB

00004810

00004840

00004850

00004860

00000010

00004840

004D

00

02

03

00

07

L_OC

000047B8

000047BC

000047BE

000047BF

000047C0

000047C1

000047C2

000047CC FF

000047C4

000047CD

000047D8

000047DC

000047E0

000047E4

000047E8

000047F0

000047F8

00004800

00004808

00004810

00004810

00004816

0000481C

00004822

00004828

0000482E

00004832

00004836

0000483C

00004840

00004840

00004840

00004848

00004870

00004870

00004870

00004874

00004876

00004877

00004878

00004879

0000487A

00004884

00004885

00004890

00004894

00004898

3693 * Word, Equal after zero 3694 **VRR B VFAE, 2, 7, 0** cc=0 M5=4+2+1RT ZS CS 3695 +DS **OFD**

CC

gap

3697+T78 A(X78)DC address of test routine DC H' 78' test number 3698 +X' 00' 3699 +DC DC HL1'2' 3700 +m4 used 3701+ DC HL1'7' m5 used HL1'0' CC 3702+ DC 3703+ DC CC failed mask HL1'7' extracted PSW after test (has CC) 3704+ DS 2F extracted CC, if test failed 3705+ DC X' FF' 3706+ DC CL8' VFAE' instruction name 3707 +DC A(RE78) address of v1 result DC A(RE78+16) 3708+ address of v2 source DC address of v3 source 3709 +A(RE78+32)

VL

VFAE

v23, 0(R1)

V21, V22, V23, 2, 15

use v22 to test decoder

test instruction

00004992

00004998

E771 0000 0806

E756 70F0 2E82

00000000

3759+

3760 +


CVMDAT			(Zvector I				n)						08 Feb	2023	16.46.	57 Pa	ge 8
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
EGI N	I	00000200	2	157	123	153	154	155									
C C FOUND	U	00000009 0000014	<u>l</u>	518	268	275											
CMASK	X	00000014 0000000A	1	524 519	255 225	213											
CMSG	ij	000000A 0000031C	1	242	237												
CPRTEXP	Č	00000310	1	483	272												
CPRTGOT	č	000010A8	1	486	279												
CPRTLI NE	C	00001055	16	478	488	282											
CPRTLNG	U	0000055	1	488	281												
CPRTNAME	C	00001082	8	481	265												
CPRTNUM	C	00001065	3	479	263	000	~~.	~~~	0.1.0	054	000	000	000	400~	1010	4005	4404
CPSW	F	000000C	4	523	252	692	734	773	812	851	890	929	968	1007	1046	1085	1124
					1163	1202	1241	1280	1319	1365	1407	1446	1485	1524	1563	1602	1641
					1680 2198	1719 2237	1758 2276	1797 2315	1836 2354	1875 2394	1921 2433	1963 2472	2002 2511	2041 2550	2080 2589	2119 2629	2159 2668
					2707	2746	2785	2824	2864	2903	2433 2942	2981	3020	3059	3098	3137	2008 3176
					3215	3254	3293	3333	3372	3411	3450	3489	3528	3567	3606	3645	3684
					3723	3762	5×00	5500	3372	U 111	0.100	0.100	5520	5507	5000	JJ 10	JJU-1
TLRO	F	00000554	4	421	167	168	169	170									
ECNUM	C	000010D6	16	498	260	262	269	271	276	278	298	300	307	309	314	316	
7TEST	4	00000000	88	512	216												
7TESTS	F	000049E8	4	3779	209												
DIT	X	000010AA	18	493	261	270	277	299	308	315							
NDTEST	U	00000428	1	336	214	000											
OJ O IDCW	J.	00000538	4	411	202	339											
OJPSW AILCONT	D	00000528 00000418	8	409 326	411												
ALLED	F	00000418	1 1	320 451	286	328	337										
AILMSG	Ī	00001000 000003B0	1	296	232	320	337										
AILPSW	Ď	00000540	8	413	415												
AILTEST	Ĭ	00000550	4	415	340												
B0001	F	00000280	8	186	190	191	193										
MAGE	1	0000000	19252	0													
	U	00000400	1	435	436	437	438										
64	U	00010000	1	437	222												
<u>H</u>	U	00000007	1	516	306	040											
5	U	00000008	<u>l</u>	517	246	313											
B ISG	U	00100000 00000470	1	438 371	201	354											
BGCMD	L T	00000470 000004BE	4 0	371 401	201 384	334 385											
BGMSG	Č	000004BE 000004C7	95	401	378	399	376										
BGMVC	Ĭ	000004E7	6	399	382	500	3.0										
BGOK	Ī	00000486	2	380	377												
SGRET	I	000004A6	4	395	388	391											
BGSAVE	F	000004AC	4	398	374	395											
EXTE7	U	000002D4	1	211	235	331											
PNAME	C	00000015	8	526	265	303											
AGE	U	00001000	1	436	0.01	000	000	070	071	070	077	070	070	000	000	001	000
RT3	C	000010C0	18	496	261	262 210	263	270	271	272	277	278	279	299	300	301	308
RTLINE	C	00001000	10	100	309	310 320	315	316	317								
RTLNG	C	00001008 0000004D	16 1	460 470	470 319	320											
RTM4	C	0000004D 00001044	1	470 465	319												
	Č		3	468	317												
	(:	UUUUTUST		411/1													
RTM5 RTNAME	C C	00001051 00001033	ა 8	463	303												

ASMA Ver. 0.7.0	zvector	- e7- 06- Fi nd	(Zvector	E7 VRR-	b inst	ructio	n)						08 Feb	2025	12: 42:	57 Pa	ge	85
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFER	ENCES												
RO	Ū	0000000	1	3872	117 319 772 1279 1796 2314	167 327 811 1318 1835 2353	170 328 850 1364 1874 2393	190 353 889 1406 1920 2432	192 355 928 1445 1962 2471	193 371 967 1484 2001 2510	194 374 1006 1523 2040 2549	199 376 1045 1562 2079 2588	218 378 1084 1601 2118 2628	219 380 1123 1640 2158 2667	281 395 1162 1679 2197 2706	285 691 1201 1718 2236 2745	286 733 1240 1757 2275 2784	
R1	U	00000001	1	3873	2823 3332 200 320 767 885	2863 3371 225 337 768 886	2902 3410 226 338 769 887	2941 3449 227 385 770 923	2980 3488 230 399 806 924	3019 3527 231 686 807 925	3058 3566 246 687 808 926	3097 3605 247 688 809 962	3136 3644 252 689 845 963	3175 3683 253 728 846 964	3214 3722 254 729 847 965	3253 3761 255 730 848 1001	3292 282 731 884 1002	
					1003 1121 1274 1402 1520 1638	1004 1157 1275 1403 1521 1674	1040 1158 1276 1404 1557 1675	1041 1159 1277 1440 1558 1676	1042 1160 1313 1441 1559 1677	1043 1196 1314 1442 1560 1713	1079 1197 1315 1443 1596 1714	1080 1198 1316 1479 1597 1715	1081 1199 1359 1480 1598	1082 1235 1360 1481 1599 1752	1118 1236 1361 1482 1635 1753	1119 1237 1362 1518 1636 1754	1120 1238 1401 1519 1637 1755	
					1791 1916 2037 2156 2309 2428	1792 1917 2038 2192 2310 2429	1793 1918 2074 2193 2311 2430	1794 1957 2075 2194 2312 2466	1830 1958 2076 2195 2348 2467	1831 1959 2077 2231 2349 2468	1832 1960 2113 2232 2350 2469	1833 1996 2114 2233 2351 2505	1869 1997 2115 2234 2388 2506	1870 1998 2116 2270 2389 2507	1871 1999 2153 2271 2390 2508	1872 2035 2154 2272 2391 2544	1915 2036 2155 2273 2427 2545	
					2546 2665 2818 2937 3055 3173	2547 2701 2819 2938 3056 3209	2583 2702 2820 2939 3092 3210	2584 2703 2821 2975 3093 3211	2585 2704 2858 2976 3094 3212	2586 2740 2859 2977 3095 3248	2623 2741 2860 2978 3131 3249	2624 2742 2861 3014 3132 3250	2625 2743 2897 3015 3133 3251	2626 2779 2898 3016 3134 3287	2662 2780 2899 3017 3170 3288	2663 2781 2900 3053 3171 3289	2664 2782 2936 3054 3172 3290	
R10 R11	U U	0000000A 0000000B	1 1	3882 3883	3327 3445 3563 3681 155 222	3328 3446 3564 3717 164 223	3329 3447 3600 3718 165 694	3330 3483 3601 3719	3366 3484 3602 3720	3367 3485 3603 3756	3368 3486 3639 3757	3369 3522 3640 3758	3405 3523 3641 3759	3406 3524 3642 970	3407 3525 3678 1009	3408 3561 3679	3444 3562 3680 1087	
					1126 1643 2161 2670 3178 3686	1165 1682 2200 2709 3217 3725	1204 1721 2239 2748 3256 3764	1243 1760 2278 2787 3295	1282 1799 2317 2826 3335	1321 1838 2356 2866 3374	1367 1877 2396 2905 3413	1409 1923 2435 2944 3452	1448 1965 2474 2983 3491	1487 2004 2513 3022 3530	1526 2043 2552 3061 3569	1565 2082 2591 3100 3608	1604 2121 2631 3139 3647	
R12 R13 R14 R15 R2	U U U U	000000C 000000D 000000E 000000F 0000002	1 1 1 1	3884 3885 3886 3887 3874	209 283 201	212 321 259	234 348 260	330 358 267	359 268	269	274	275	276	297	298	305	306	
IV.	U	00000002	1	30/4	307 390 889 1124	312 395 890 1162	313 396 928 1163	314 691 929 1201	353 692 967 1202	354 733 968 1240	355 734 1006 1241	372 772 1007 1279	374 773 1045 1280	380 811 1046 1318	381 812 1084 1319	382 850 1085 1364	384 851 1123 1365	
					1406 1641 1920 2159 2432	1407 1679 1921 2197 2433	1445 1680 1962 2198 2471	1446 1718 1963 2236 2472	1484 1719 2001 2237 2510	1485 1757 2002 2275 2511	1523 1758 2040 2276 2549	1524 1796 2041 2314 2550	1562 1797 2079 2315 2588	1563 1835 2080 2353 2589	1601 1836 2118 2354 2628	1602 1874 2119 2393 2629	1640 1875 2158 2394 2667	

ASMA Ver. 0.7.0	zvector	- e7- 06- Fi nd	(Zvector	E7 VRR-	b inst	ructio	n)						08 Feb	2025	12: 42:	57 Pa	age	86
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
R3	U	00000003	1	3875	2668 2941 3176 3449 3684	2706 2942 3214 3450 3722	2707 2980 3215 3488 3723	2745 2981 3253 3489 3761	2746 3019 3254 3527 3762	2784 3020 3292 3528	2785 3058 3293 3566	2823 3059 3332 3567	2824 3097 3333 3605	2863 3098 3371 3606	2864 3136 3372 3644	2902 3137 3410 3645	2903 3175 3411 3683	
R4 R5	U	0000004	1	T T 1. T.	212 824 1089 1338 1606 1848 2123 2367 2633 2876 3141	213 855 1097 1369 1614 1879 2132 2398 2641 2907 3149	216 863 1128 1380 1645 1894 2163 2406 2672 2915 3180	349 894 1136 1411 1653 1925 2171 2437 2680 2946 3188	357 902 1167 1419 1684 1936 2202 2445 2711 2954 3219	665 933 1175 1450 1692 1967 2210 2476 2719 2985 3227	696 941 1206 1458 1723 1975 2241 2484 2750 2993 3258	707 972 1214 1489 1731 2006 2249 2515 2758 3024 3266	738 980 1245 1497 1762 2014 2280 2523 2789 3032 3297	746 1011 1253 1528 1770 2045 2288 2554 2797 3063 3306	777 1019 1284 1536 1801 2053 2319 2562 2828 3071 3337	785 1050 1292 1567 1809 2084 2327 2593 2837 3102 3345	816 1058 1323 1575 1840 2092 2358 2602 2868 3110 3376	
R6 R7	U U	00000006 00000007	1 1	3878 3879	3384 3649	3415 3657	3423 3688	3454 3696	3462 3727	3493 3735	3501 3766	3532	3540	3571	3579	3610	3618	
R8 R9 RE1 RE10	U U F F	00000008 00000009 000011A0 00001818	1 1 4 4	3880 3881 695 1049	153 154 676 1030	157 161 677 1031	158 162 678 1032	159 164 680 1034	161									
RE11 RE12 RE13 RE14 RE15	r F F F	000018D0 00001988 00001A40 00001AF8 00001BB0	4 4 4 4	1088 1127 1166 1205 1244	1069 1108 1147 1186 1225	1070 1109 1148 1187 1226	1071 1110 1149 1188 1227	1073 1112 1151 1190 1229										
RE16 RE17 RE18 RE19	F F F F	00001E68 00001D20 00001DB8 00001E90	4 4 4 4	1283	1264 1303 1349 1391	1265 1304 1350 1392	1266 1305 1351 1393	1268 1307 1353 1395										
RE2 RE20 RE21 RE22	F F F F	00001258 00001F48 00002000 000020B8	4 4 4 4	737 1449 1488	718 1430 1469 1508	719 1431 1470 1509	720 1432 1471 1510	722 1434 1473 1512										
RE23 RE24 RE25 RE26	F F F	00002170 00002228 000022E0 00002398	4 4 4 4	1566 1605 1644	1547 1586 1625 1664	1548 1587 1626 1665	1549 1588 1627 1666	1551 1590 1629 1668										
RE27 RE28 RE29 RE3	F F F	00002450 00002508 000025C0 00001310	4 4 4 4	1722	1703 1742 1781 757	1704 1743 1782 758	1705 1744 1783 759	1707 1746 1785 761										
RE30 RE31 RE32 RE33 RE34 RE35	F F F F	00001310 00002678 00002730 000027E8 000028A0 00002958 00002A10	4 4 4 4 4	1839 1878	1820 1859 1905 1947 1986 2025	1821 1860 1906 1948 1987 2026	1822 1861 1907 1949 1988 2027	1824 1863 1909 1951 1990 2029										
RE36 RE37 RE38	F F F	00002A10 00002AC8 00002B80 00002C38	4 4 4 4	2083 2122	2064 2103 2143	2065 2104 2144	2066 2105 2145	2068 2107 2147										

ASMA Ver. 0.7.0	zvector	- e7- 06- Fi nd	(Zvector I	E7 VRR-	b instr	uctio	n)						08 Feb	2025	12: 42:	57 Pa	ge	93
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	CNCES												
					2196 2467 2705 2976 3213 3484	1961 2232 2470 2741 2979 3249 3487	1997 2235 2506 2744 3015 3252 3523	2000 2271 2509 2780 3018 3288 3526	2036 2274 2545 2783 3054 3291 3562	2039 2310 2548 2819 3057 3328 3565	2075 2313 2584 2822 3093 3331 3601	2078 2349 2587 2859 3096 3367 3604	2114 2352 2624 2862 3132 3370 3640	2117 2389 2627 2898 3135 3406 3643	2154 2392 2663 2901 3171 3409 3679	2157 2428 2666 2937 3174 3445 3682	2193 2431 2702 2940 3210 3448 3718	
V23	U	0000017	1	3916	689 927 1199 1444 1716 1961 2234 2470 2743 2979 3251	3757 690 965 1200 1482 1717 1999 2235 2508 2744 3017 3252 3525	3760 731 966 1238 1483 1755 2000 2273 2509 2782 3018 3290 3526	732 1004 1239 1521 1756 2038 2274 2547 2783 3056 3291 3564	770 1005 1277 1522 1794 2039 2312 2548 2821 3057 3330 3565	771 1043 1278 1560 1795 2077 2313 2586 2822 3095 3331 3603	809 1044 1316 1561 1833 2078 2351 2587 2861 3096 3369 3604	810 1082 1317 1599 1834 2116 2352 2626 2862 3134 3370 3642	848 1083 1362 1600 1872 2117 2391 2627 2900 3135 3408 3643	849 1121 1363 1638 1873 2156 2392 2665 2901 3173 3409 3681	887 1122 1404 1639 1918 2157 2430 2666 2939 3174 3447 3682	888 1160 1405 1677 1919 2195 2431 2704 2940 3212 3448 3720	926 1161 1443 1678 1960 2196 2469 2705 2978 3213 3486 3721	
V24 V25 V26 V27 V28	U U U U	00000018 00000019 0000001A 0000001B 0000001C	1 1 1 1 1	3917 3918 3919 3920 3921		3760	3320	3304	3303	3003	3004	3042	3043	3001	3002	3720	3721	
V29 V2ADDR	U A U	0000001D 00000024	1 4	3922 528 3896	1713 2231 2740	728 1235 1752 2270 2779 3287	767 1274 1791 2309 2818 3327	806 1313 1830 2348 2858 3366	845 1359 1869 2388 2897 3405	884 1401 1915 2427 2936 3444	923 1440 1957 2466 2975 3483	962 1479 1996 2505 3014 3522	1001 1518 2035 2544 3053 3561	1040 1557 2074 2583 3092 3600	1079 1596 2113 2623 3131 3639	1118 1635 2153 2662 3170 3678	1157 1674 2192 2701 3209 3717	
V30 V31 V3ADDR	U U A	0000003 0000001E 0000001F 00000028	1 1 4	3923 3924 529	1715 2233 2742	730 1237 1754 2272 2781 3289	769 1276 1793 2311 2820 3329	808 1315 1832 2350 2860 3368	847 1361 1871 2390 2899 3407	886 1403 1917 2429 2938 3446	925 1442 1959 2468 2977 3485	964 1481 1998 2507 3016 3524	1003 1520 2037 2546 3055 3563	1042 1559 2076 2585 3094 3602	1081 1598 2115 2625 3133 3641	1120 1637 2155 2664 3172 3680	1159 1676 2194 2703 3211 3719	
V4 V5 V6 V7 V8 V9 X0001 X1 X10 X11	U U U U U F F F F	0000004 0000005 0000006 0000007 0000008 0000009 00002A8 00001170 000017E8 000018A0 00001958 00001A10	1 1 1 1 1 1 4 4 4 4	3897 3898 3899 3900 3901 3902 189 685 1039 1078 1117 1156	177 666 1020 1059 1098 1137	190												

ACRO	DEFN	REFEREN	ICES															
CHECK TABLE CR_B	69 616 552	176 3780 663 1336 2012 2678 3343	705 1378 2051 2717 3382	744 1417 2090 2756 3421	783 1456 2130 2795 3460	822 1495 2169 2835 3499	861 1534 2208 2874 3538	900 1573 2247 2913 3577	939 1612 2286 2952 3616	978 1651 2325 2991 3655	1017 1690 2365 3030 3694	1056 1729 2404 3069 3733	1095 1768 2443 3108	1134 1807 2482 3147	1173 1846 2521 3186	1212 1892 2560 3225	1251 1934 2600 3264	1290 1973 2633 3304



A Ver. 0.7.0	zvector-e7-06-Find (Zvector E7 VRR-b instruction)	08 Feb 2025 12: 42: 57 Page 98
STMI	FILE NAME	
/home/tn529	O/sharedvfp/tests/zvector-e7-06-Find. asm	
NO ERRORS FOUN	ID **	