owa ver.	0. 7. 0 zvector- e7-	-U5-VIM (ZVe	ctor E/ V	rk-a instruction) 17 Jan 2023	5 11: 07: 35 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI	
				2 *********************************	*****
				3 * 4 * Zvector E7 instruction tests for VRR-a encoded:	
				5 *	
				6 * E7D8 VTM - Vector Test Under Mask 7 *	
				8 * James Wekel January 2025	
				9 *********************************	*****
				4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	ماد باد ماد باد باد ماد باد باد باد ماد ماد باد باد باد باد ماد د
				11 ***********************************	* * * * * * * * * * * * * * * * *
				13 * basic instruction tests	
				14 * 15 **********************************	:****
				16 * This program tests proper functioning of the z/arch l	7 VRR-a
				17 * Vector Test Under Mask instruction. 18 * Exceptions are not tested.	
				19 *	amed to estab
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS desi 21 * obvious coding errors. None of the tests are thorough	gned to catch gh. They are
				22 * NOT designed to test all aspects of any of the instri	icti ons.
				23 * 24 **********************************	******
				25 *	
				26 * *Testcase zvector-e7-05-VTM 27 * *	
				28 * * Zvector E7 instruction tests for VRR-a encoded: 29 * *	
				30 * * E7D8 VTM - Vector Test Under Mask	
				31 * * 32 * * #	
				33 * * # This tests only the basic function of the ins	structi on.
				34 *	
				36 * *	
				37 * mainsize 2 38 * numcpu 1	
				39 * sysclear	
				40 * archl vl z/Arch 41 *	
				42 * loadcore "\$(testpath)/zvector-e7-05-VTM core" 0x0	
				43 * 44 * diag8cmd enable # (needed for messages to Hero	cules console)
				45 * runtest 10 #	
				46 * diag8cmd disable # (reset back to default) 47 *	
				48 * *Done	
				49 * 50 *	
				51 *****************************	*****

.0C	OBJECT CODE	ADDR1	ADDR2	STMI			
	OBJECT CODE	ADDKI	ADDIK				
				53 54		• * * * * * • FCUFC I	K Macro - Is a Facility Bit set?
				55		reinee	wacto - 1s a ractiffy bit set:
				56	*		e facility bit is NOT set, an message is issued and
				57		the to	est is skipped.
				58 59	*	Fchecl	k uses RO, R1 and R2
				60	*		
				61	* eg. *******	FCHEC	K 134, 'vector-packed-decimal'
				63		MACRO	
				64			K &BITNO, &NOTSETMSG
				65	*		&BITNO: facility bit number to check
				66 67	•	I.C.I.A	&NOTSETMSG: 'facility name' &FBBYTE Facility bit in Byte
				68			&FBBIT Facility bit within Byte
				69		TOTA	01 (0)
				70 71	&L(1)	LCLA Set A	128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				72			•
					&FBBYTE		
				74 75	&FBBIT *		&L((&BITNO-(&FBBYTE*8))+1) 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				76	•	MIOIL	o, checking bit-abilito. Ibbit-aibbite, Ibbit-aibbit
				77	st.	В	X&SYSNDX
				78 79			Fcheck data area skip messgae
					SKT&SYSNI	DX DC	C' Skipping tests: '
				81		DC	C&NOTSETMSG
				82 83	SKL&SYSNI	DC DX FOIL	C' (bit &BITNO) is not installed.' *-SKT&SYSNDX
				84	*	DAL EQU	facility bits
				85	FD a CVCND	DS	FD gap
				86 87	FB&SYSNDX	DS DS	4FD FD gap
				88	*		FD gap
				89	X&SYSNDX		DO ((VOCUCNDY EDOCUCNDY) /O) 1
				90 91		LA STFLE	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 FB&SYSNDX get facility bits
				92			
				93		XGR	RO, RO
				94 95		I C N	RO, FB&SYSNDX+&FBBYTE get fbit byte RO, =F' &FBBIT' is bit set?
				95 96			XC&SYSNDX
				97			
				98 99		ty bit	not set, issue message and exit
				100		LA	RO, SKL&SYSNDX message length
				101		LA	R1, SKT&SYSNDX message address
				102 103		BAL	R2, MSG
				103 104		В	EOJ
				105	XC&SYSNDX	K EQU	
				106		MEND	

ASMA Ver.	0.7.0 zvector-e7-0	5-VTM (Zve	ctor E7 VR	R-a i	nstructi oı	1)		17 Jan 2025 11: 07: 35 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				108 109 110	*		**************************************	**********
00000000		00000000 00000000	0000179В	_		START		Low core addressability
		00000140	00000000		SVOLDPSW	EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
00000000 000001A0	00000001 80000000	00000000	000001A0	116 117		ORG DC	ZVE7TST+X' 1A0' X' 000000018000000	z/Architecure RESTART PSW
000001A8	00000000 00000200			118		DC	AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	120 121 122		ORG DC DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'
000001E0		000001E0	00000200	124		ORG	ZVE7TST+X' 200'	Start of actual test program
					* * * * * * * * * *	****** ****	**************************************	**************************************
				129 130 131	* Archit * Regist	tecture ter Usa	e Mode: z/Arch age:	
				132 133 134	* R0 * R1-4	()	work) work)	
				135 136 137	* R6-R 7	7 (1	esting control tal work) irst base registe	ble - current test base r
				138 139 140	* R9 * R10	So Tl	econd base registe hird base register 7TEST call return	er r
				141 142 143	* R12 * R13	E'	7TESTS register work) ubroutine call	
				144 145	* R15	So	econdary Subrouti	ne call or work **********
00000200 00000200		00000200 00001200		148 149		USING	BEGIN, R8 BEGIN+4096, R9	FIRST Base Register SECOND Base Register
00000200	0.500	00002200		150		USING	BEGIN+8192, R10	THIRD Base Register
00000202	0580 0680 0680			152 153 154		BALR BCTR BCTR	R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
	4190 8800 4190 9800		00000800 0000800	156 157 158		LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register

ASMA Ver.	0. 7. 0 zvector-e7-0	5-VTM (Zve	ctor E7 VR	R-a instructio	n)		17 Jan 2025 11:07:35 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
	41A0 9800 41A0 A800		00000800 00000800	159 160	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register	
00000216 0000021A	B600 82BC 9604 82BD		000004BC 000004BD	161 162 163	$\mathbf{0I}$	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit	
0000021E 00000222	9602 82BD B700 82BC		000004BD 000004BC	164 165 166	OI LCTL	CTLR0+1, X' 02' R0, R0, CTLR0	Turn on Vector bit Reload updated CRO	
				169 ******			**************************************	
00000226	47F0 80A8		000002A8	170 171 172+	FCHEC B	K 129, 'z/Archi tec X0001	ture vector facility'	
0000022A	40404040 E2928997			173+* 174+* 175+SKT0001	DC	C' Skipping to	Fcheck data area skip messgae ests: '	
0000023E 0000025C	A961C199 838889A3 404D8289 A340F1F2	000004E	00000001	176+ 177+ 178+SKL0001	DC DC EQU	C'z/Architecture C' (bit 129) is 1 *-SKT0001	vector facility'	
00000278 00000280	00000000 00000000 00000000 00000000			179+* 180+ 181+FB0001	DS DS	FD 4FD	facility bits gap	
000002A0	00000000 00000000	000002A8	00000001	182+ 183+* 184+X0001	DS EQU	FD *	gap	
000002A8 000002AC 000002B0	4100 0004 B2B0 8080 B982 0000		00000004 00000280	185+ 186+ 187+	LA	RO, ((X0001-FB000 FB0001 RO, RO	1)/8)-1 get facility bits	
000002B4 000002B8 000002BC	4300 8090 5400 82C4 4770 80D0		00000290 000004C4 000002D0	188+ 189+ 190+	I C N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?	
				191+*		not set, issue m	essage and exit	
000002C4	4100 004E 4110 802A 4520 81D8		0000004E 0000022A 000003D8	194+ 195+ 196+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address	
000002CC	47F0 82A0	000002D0	000004A0 00000001	197+ 198+XC0001	B EQU	EOJ *		

TOC		7-05-VTM (Zve						17 Jan 2025 11: 07: 35 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

				229	* CC Was	s not a	as expected ***********	**********
		00000306	0000001		CCMSG	EQU	*	
				232	*	•		
				233		et CC 1	from extracted PSW	
000306	5810 500C		000000C	234 235	*	L	R1, CCPSW	
00030A	8810 000C		000000C	236		SRL	R1, 12	
00030E	5410 82CC		000004CC	237		N	R1, = XL4'3'	
000312	4210 5014		00000014	238	ata .	STC	R1, CCFOUND	save cc
				239	* FILL]	N MEC	SACE	
				241		. IV IVELS	DAGE	
000316	4820 5004		00000004	242		LH	R2, TNUM	get test number and convert
00031A	4E20 8E89	00001070	00001089	243		CVD	R2, DECNUM	-
00031E 000324	D211 8E73 8E5D DE11 8E73 8E89	00001073 00001073	0000105D 00001089	244 245		MVC ED	PRT3, EDIT PRT3, DECNUM	
000324 00032A	D202 8E18 8E80	00001073	00001089	245 246		MVC	CCPRTNUM(3), PRT3+13	fill in message with test #
0000211	Dava Olio Oloo	00001010	00001000	247		WIV C	001 KINON (0), 1 KIO 1 10	1111 In message with test "
000330	D207 8E35 5015	00001035	0000015	248		MVC	CCPRTNAME, OPNAME	fill in message with instruction
000336	D000 0000			249		VCD	no no	got CC og 110
000336 00033A	B982 0022 4320 5007		0000007	250 251		XGR I C	R2, R2 R2, CC	get CC as U8
00033E	4E20 8E89		00001089	252		CVD	R2, DECNUM	and convert
000342	D211 8E73 8E5D	00001073	0000105D	253		MVC	PRT3, EDIT	
000348	DE11 8E73 8E89	00001073	00001089	254		ED	PRT3, DECNUM	
00034E	D200 8E4B 8E82	0000104B	00001082	255 256		MVC	CCPRTEXP(1), PRT3+15	fill in message with CC field
000354	B982 0022			257		XGR	R2, R2	get CCFOUND as U8
000358	4320 5014		0000014	258		IC	R2, CCFOUND	
00035C	4E20 8E89	00001070	00001089	259		CVD	R2, DECNUM	and convert
000360 000366	D211 8E73 8E5D DE11 8E73 8E89	$00001073 \\ 00001073$	0000105D 00001089	260 261		MVC ED	PRT3, EDIT PRT3, DECNUM	
00036C		00001078 0000105B	00001082	262		MVC	CCPRTGOT(1), PRT3+15	fill in message with ccfound
				263			` ' '	- C
			00000055	264		LA	RO, CCPRTLING	message length
000376 00037A			00001008 0000039C	265 266		LA BAL	R1, CCPRTLINE R15, RPTERROR	messagfe address
00037A	4010 0100		00000330	267		DAL	NIO, NI ILANON	
				~~~				***********
				271	*****	::::::::::::::::::::::::::::::::::::::	ter a failed test *********	**********
		0000037E	0000001	272	FAI LCONT		*	
00037E	5800 82D0		000004D0	273		L	RO, =F' 1'	set failed test indicator
000382	5000 8E00		00001000	274 275		ST	RO, FAI LED	
000386	41C0 C004		0000004	275 276		LA	R12, 4(0, R12)	next test address
00038A	47F0 80D4		000002D4	277		В	NEXTE7	
				~. ~				**********
				280	* end of	testi	ng; set ending psw	**********

LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00038E	5810 8E00	0000038E	00000001 00001000	282 ENDTEST 283	L	* R1, FAILED	did a test fail?
00392 00394 00398	1211 4780 82A0 47F0 82B8		000004A0 000004B8	284 285 286	BZ B	R1, R1 EOJ FAI LTEST	No, exit Yes, exit with BAD PSW

LOC	OBJECT CODE							
	OBSECT CODE	ADDR1	ADDR2	STM				
				288		*****	******	************
				289 290		RPTER		instruction test in error = MESSGAE LENGTH
				290 291				= WESSGAE LENGTH = ADDRESS OF MESSAGE
					******	*****	*********	- ADDILLOS OI NEOSAGE ************************************
00039C	50F0 81BC		000003BC		RPTERROR	ST	R15, RPTSAVE	Save return address
0003A0	5050 81C0		000003C0	295		ST	R5, RPTSVR5	Save R5
				296 297		Use H	ercules Diagnose for	Message to console
				298			8	8
	9002 81C8		000003C8	299		STM	RO, R2, RPTDWSAV	save regs used by MSG
	4520 81D8		000003D8	300		BAL	R2, MSG	call Hercules console MSG display
0003AC	9802 81C8		000003C8	301		LM	RO, R2, RPTDWSAV	restore regs
0003В0	5850 81C0		000003C0	303		L	R5, RPTSVR5	Restore R5
	58F0 81BC		000003BC	304		Ĺ	R15, RPTSAVE	Restore return address
0003B8	07FF			305		BR	R15	Return to caller
0003BC	00000000			307	RPTSAVE	DC	F' 0'	R15 save area
	00000000					DC	F' 0'	R5 save area
0003C8	00000000 00000000				RPTDWSAV		2D' 0'	RO-R2 save area for MSG call
				311	******			
				313		1 SSue	R2 = return address	ointed to by R1, length in R0
					******	*****		************
	4900 82D4		000004D4		MSG	СН	RO, =H' O'	Do we even HAVE a message?
0003DC	07D2			317		BNHR	R2	No, ignore
0003DE	9002 8214		00000414	319		STM	RO, R2, MSGSAVE	Save registers
	4900 82D6		000004D6	321		СН	RO, =AL2(L' MSGMSG)	Message length within limits?
	47D0 81EE		000003EE	322		BNH	MSGOK	Yes, continue
0003EA	4100 005F		000005F	323		LA	RO, L' MSGMSG	No, set to maximum
	1820				MSGOK	LR	R2, R0	Copy length to work register
	0620		00000101	326		BCTR		Minus-1 for execute
0003F2	4420 8220		00000420	327		EX	R2, MSGMVC	Copy message to O/P buffer
0003F6	4120 200A		000000A	329		LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
	4110 8226		00000426	330		LA	R1, MSGCMD	Point to true command
0003FE	83120008			332		DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X'008'
	4780 820E		0000040E	333		BZ	MSGRET	Return if successful
				334				
	1222			335		LTR	R2, R2_	Is Diag8 Ry (R2) 0?
000408	4780 820E		0000040E	336		BZ	MSGRET	an error occurred but coninue
00040C	0000			337 338		DC	Н' О'	CRASH for debugging purposes
	9802 8214		00000414		MSGRET	LM	RO, R2, MSGSAVE	Restore registers

	0. 7. 0 zvector-e7-0						17 Jan 2025 11: 07: 35 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
000414 000420	00000000 00000000 D200 822F 1000	0000042F	00000000	343 MSGSAVE 344 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			346 MSGCMD 347 MSGMSG	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed
				348			

351 *   Normal completion or Abnormal termination PSWs   352   ***   Normal completion or Abnormal termination PSWs   352   ***   Normal completion   PSWs   Normal completion   PSWs   Normal completion   PSWs   Normal completion   PSWs   PSWs	Page 10	17 Jan 2025 11: 07: 35 Pa		on)	nstructio	VRR-a i	ector E7	05-VTM (Zve	0. 7. 0 zvector- e7-	ASMA Ver.
331   Normal   completion or Abnormal   termination PSWs						STM	ADDR2	ADDR1	OBJECT CODE	LOC
000004A0 B2B2 8290 00000490 356 E0J LPSWE E0JPSW Normal completion  000004A8 00020001 80000000 358 FAILPSW DC 0D'0', X'0002000180000000', AD(X'BAD')  000004B8 B2B2 82A8 000004A8 360 FAILTEST LPSWE FAILPSW Abnormal termination  362 ************************************		**************************************	**************************************	****** Norma *****	*	351				
000004A0 B2B2 8290 00000490 356 E0J LPSWE E0JPSW Normal completion 000004A8 0002001 80000000 358 FAILPSW DC 0D'0', X'0002000180000000', AD(X'BAD') 000004B8 B2B2 82A8 000004A8 360 FAILTEST LPSWE FAILPSW Abnormal termination 000004BC 00000000 366 CTLR0 DS F CR0 000004C0 00000000 367 DS F 000004C4 00000000 369 LTORG Literals pool 000004C4 00000040 370 =F'64' 000004C4 00000040 371 =A(E7TESTS) 000004C4 00000003 372 =XIA'3' 000004C5 00000000 373 =F'1' 000004C6 00000000 373 =F'1' 000004C6 00000000 374 =AL2(L'MSGMSG)		AD(O)	OD OL VI 00090001900000	D.C.	EO IDOM	254			0000001 0000000	00000400
000004A8 00020001 80000000 358 FAILPSW DC 0D'0', X'0002000180000000', AD(X'BAD') 000004B8 B2B2 82A8 000004A8 360 FAILTEST LPSWE FAILPSW Abnormal termination  362 ************************************		•								
000004B8 B2B2 82A8		ormal completion	EOJPSW	LPSWE	EOJ	90 356	0000049		B2B2 8290	000004A0
362 ************************************		AD(X' BAD')	OD' O' , X' 000200018000000	DC	FAILPSW	358			00020001 80000000	000004A8
363 * Working Storage 364 ************************************		onormal termination	FAILPSW	T LPSWE	<b>FAILTEST</b>	A8 360	000004A		B2B2 82A8	000004B8
000004BC 00000000 366 CTLR0 DS F CR0 000004C0 00000000 367 DS F  000004C4 00000040 370 =F'64' 000004C8 00001760 371 =A(E7TESTS) 000004CC 00000003 372 =XL4'3' 000004C0 00000001 373 =F'1' 000004D0 00000001 374 =H'0' 000004D6 005F 375 =AL2(L'MSGMSG)	****	***********								
000004C0       00000000       367       DS       F         000004C4       00000040       370       =F' 64'         000004C8       00001760       371       =A(E7TESTS)         000004CC       00000003       372       =XL4' 3'         000004D0       00000001       374       =F' 1'         000004D4       0000       374       =H' 0'         000004D6       005F       375       =AL2(L' MSGMSG)	****	***********			*****	364				
000004C4       369       LTORG , Literals pool         000004C4       00000400       370       =F' 64'         000004C8       00001760       371       =A(E7TESTS)         000004CC       00000003       372       =XL4' 3'         000004D0       00000001       373       =F' 1'         000004D4       0000       374       =H' 0'         000004D6       005F       375       =AL2(L' MSGMSG)		60	F F		CTLRO					
000004C4       0000004C       000001760       371       =A(E7TESTS)         000004CC       00000003       372       =XL4'3'         000004D0       000000001       373       =F'1'         000004D4       000       374       =H'0'         000004D6       005F       375       =AL2(L'MSGMSG)         376       376		terals mool		LTORG						000004C4
376		, cor u.z. posz	=F' 64' =A(E7TESTS) =XL4' 3' =F' 1' =H' 0'	270.00		370 371 372 373 374			00001760 00000003 00000001 0000	000004C4 000004C8 000004CC 000004D0 000004D4
377 * some constants 378			constants		*	376 377 378				00000120
00000400       00000001       379 K       EQU 1024       One KB         00001000       00000001       380 PAGE       EQU (4*K)       Size of one page         00010000       00000001       381 K64       EQU (64*K)       64 KB         00100000       00000001       382 MB       EQU (K*K)       1 MB		ize of one page 4 KB	(4*K) (64*K)	EQU EQU	PAGE K64 MB	01 380 01 381 01 382	000000 000000	00001000 00010000		
383 AABBCCDD 00000001 384 REG2PATT EQU X'AABBCCDD' Polluted Register pattern 000000DD 00000001 385 REG2LOW EQU X'DD' (last byte above)		olluted Register pattern ast byte above)	X' AABBCCDD'		<b>REG2PATT</b>	01 384				

ASMA Ver.	0. 7. 0 zvector-e7-	05-VTM (Zved	ctor E7	RR-a instruction)	17 Jan 2025 11: 07: 35 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMI	
				435 * E7TEST DSECT	***************
00000000 00000004 00000006	00000000 0000 00			438 E7TEST DSECT , 439 TSUB DC A(0) 440 TNUM DC H' 00' 441 DC X' 00'	pointer to test Test Number
00000007 00000008				442 CC DC HL1'00' 443 CCMASK DC HL1'00' 444 * 445 * CC extrtaction	cc expected not expected CC mask
0000000C 00000014				446 * 447 CCPSW DS 2F 448 CCFOUND DS X 449	extract PSW after test (has CC) extracted cc
00000015 00000020 00000024 00000028	00000000 0000000			450 451 OPNAME DC CL8' ' 452 V1ADDR DC A(0) 453 V2ADDR DC A(0) 454 RELEN DC A(0)	E7 name address of v1 source address of v2 source (mask) RESULT LENGTH
0000038	0000000 00000000 00000000 00000000 000000			455 READDR DC A(0) 456 DS FD 457 V10UTPUT DS XL16 458 DS FD 459	result (expected) address gap V1 Output gap
				460 * test routine will be 461 * 462 * followed by 463 * EXPECTED RESULT	e here (from VRR-a macro)
000010CC		00000000	0000179	465 ZVE7TST CSECT , 466 DS OF	
				468 ************************************	**************************************
				472 * 473 * macro to generate individua 474 *	al test
				475 MACRO 476 VRR_A &INST, &CC 477 . * 478 . * 479	&INST - VRR-a instruction under test &MB - m3 field
				480 LCLA &XCC(4) &XCC 481 &XCC(1) SETA 7 482 &XCC(2) SETA 11 483 &XCC(3) SETA 13 484 &XCC(4) SETA 14	has mask values for FAILED condition codes  CC != 0  CC != 1  CC != 2  CC != 3

	0. 7. 0 zvector- e7-				OII)		17 Jan 2025 11:07:35 Page	1.
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
				539 . LOOP 540 . *	ANOP			
				540 . * 541 542 . *	DC	A(T&CUR)	test address	
				543 &CUR	SETA	&CUR+1		
				544 545 *	AIF	(&CUR LE &TNUM). LOOP		
				546	DC	A(0) A(0)	end of table	
				546 547 548 . *	DC	A(0)	end of table	
				549	MEND			
				550				

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	020201 0022	.122101	.12217		***	****	********	:****	* * * * *
				553 *	F7 VR	R-a tosts			
				554 *****	*****	***************	********	******	****
				555	<b>PRINT</b>				
				<b>556</b> *					
				557 *	O VITNI	Vastas Tast Had	an Mark		
				558 * E7D8 559 *	8 VTM	- Vector Test Und	er Mask		
				560 *	VRR- a	instruction. CC (e	xpected condition code	<u>e)</u>	
				<b>561</b> *		,	<b>-</b>	,	
				562 *		followed by			
				563 * 564 *		16 byte V1 sour	ce		
				565 *		16 byte V2 sour	ce (mask)		
				566 * VTM	- Vec	tor Test Under Mask			
				567 *					
				568					
							all masked bits are ze		
				570 * Case (	0 - CC= 		arr maskeu brts are ze	:10) 	
				572 * Quadw	ord				
				573	VRR_A	VTM, O			
0010D0		00004070		574+	DS	OFD		<b>.</b>	
0010D0 0010D0	00001120	000010D0		575+ 576+T1	USI NG		base for test data ar address of test routi		ne
0010D0	0001120			570+11 577+	DC DC	A(X1) H' 1'	test number	пе	
0010D6	00			578+	DC	X' 00'	cose number		
00010D7	00			<b>579</b> +	DC	HL1' 0'	CC		
00010D8	07			580+	DC	Щ1' 7'	CC failed mask	4 (1 (0)	
0010DC 0010E4	00000000 00000000 FF			581+ 582+	DS DC	2F X' FF'	extracted PSW after textracted CC, if test		
00010E4				583+	DC	CL8' VTM	instruction name	larreu	
00010F0				<b>584</b> +	DC	A(RE1)	address of v1 source		
00010F4				585+	DC	A(RE1+16)	address of v2 source		
00010F8	00000010			586+	DC	A(16)	result length		
0010FC 0001100	00001148 00000000 00000000			587+REA1 588+	DC DS	A(RE1) FD	result address		
001100	0000000 0000000			589+V101	DS	XL16	gap V1 output		
0001110							, z casp ac		
0001118	0000000 00000000			590+	DS	FD	gap		
0001190				591+*	nc	OF			
0001120 0001120	E310 5020 0014		00000020	592+X1 593+	DS LGF	OF R1, V1ADDR	load v1 source		
001120	E751 0000 0806		00000020	594+	VL	v21, 0(R1)	use v21 to test decod	ler	
000112C	E310 5024 0014		00000024	<b>595</b> +	LGF	R1, V2ADDR	load v2 source (mask)		
0001132	E761 0000 0806		0000000	<b>596</b> +	VL	v22, 0(R1)	use v22 to test decod		
0001138	E756 0000 0CD8			597+	VTM	V21, V22	test instruction		
000113E 0001142	B98D 0020 5020 500C		000000C	598+ 599+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC		
001142	07FB		3000000	600+	BR	R11	return		
0001148				601+RE1	DC	0F	V1 for this test		
0001148	000000000000000000000000000000000000000			602+	DROP	R5		*14	
001148	00000000 00000000			603	DC	XL16' 000000000000000	000000000000000000000	V1	
0001150 0001158	00000000 00000000 0000000 00000000			604	DC	XI 16' 0000000000000	000000000000000000000	v2 (mask)	
001160				001	De	7710 0000000000000000		(Mani)	

ASMA Ver.	0. 7. 0 Zvector- e7- (	JJ- VIM (ZVE	CLOI E7 VK	n-a Histruction	11)		17 Jan 2025 11: 07: 55 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				605			
				606 * Quadwo	rd		
				607		VTM, O	
00001168		00001100		608+	DS	OFD	have Construct data and tract months
00001168 00001168	000011B8	00001168		609+ 610+T2	USING		base for test data and test routine
00001168 0000116C	000011B8 0002			610+12 611+	DC DC	A(X2) H' 2'	address of test routine test number
0000116E	0002			612+	DC DC	X' 00'	test number
	00			613+	DC	HL1' 0'	CC
00001170	07			614+	DC	HL1' 7'	CC failed mask
00001174	0000000 00000000			615+	DS	2F	extracted PSW after test (has CC)
0000117C				616+	DC	X' FF'	extracted CC, if test failed
0000117D	E5E3D440 40404040			617+	DC	CL8' VTM	instruction name
00001188 0000118C	000011E0 000011F0			618+ 619+	DC DC	A(RE2) A(RE2+16)	address of v1 source address of v2 source
00001180	00001110			620+	DC DC	A(16)	result length
00001190	0000010 000011E0			621+REA2	DC DC	A(RE2)	result address
00001101	0000000 00000000			622+	DS	FD	
000011A0	0000000 00000000			623+V102	DS	XL16	gap V1 output
000011A8	00000000 00000000						
000011B0	00000000 00000000			<b>624</b> +	DS	FD	gap
00001100				625+* 626+X2	DC	OE	
000011B8 000011B8	E310 5020 0014		0000020	627+	DS LGF	OF R1, V1ADDR	load v1 source
000011B8	E751 0000 0806		00000020	628+	VL	v21, 0(R1)	use v21 to test decoder
000011C4	E310 5024 0014		00000024	629+	ĹĠF	R1, V2ADDR	load v2 source (mask)
000011CA	E761 0000 0806		00000000	630+	VL	v22, 0(R1)	use v22 to test decoder
000011D0	E756 0000 OCD8			631+	VTM	V21, V22	test instruction
000011D6	B98D 0020		0000000	632+		R2, R0	extract psw
000011DA	5020 500C		000000C	633+	ST	R2, CCPSW	to save CC
000011DE 000011E0	07FB			634+ 635+RE2	BR DC	R11 0F	return V1 for this test
000011E0				636+	DROP	R5	VI TOI CHI'S CESC
000011E0	1DB6338E 16A331A4			637	DC		1A47B9C3E707D5F8ABB' V1
000011E8	7B9C3E70 7D5F8ABB						
000011F0				638	DC	XL16' 00000000000000	000000000000000000000' v2 (mask)
000011F8	00000000 00000000			000			
				639 640 * Quadwo	nd		
				641 <b>Quadwo</b> .		VTM, O	
00001200				642+	DS	OFD	
00001200		00001200		643+	USING		base for test data and test routine
00001200	00001250			644+T3	DC	A(X3)	address of test routine
00001204	0003			645+	DC	Н' 3'	test number
00001206	00			646+	DC	X' 00'	CC
00001207				647+ 648+	DC DC	HL1' 0'	CC CC failed mask
00001208 0000120C	07 00000000 00000000			649+	DC DS	HL1' 7' 2F	extracted PSW after test (has CC)
00001200	FF			650+	DC DC	X' FF'	extracted CC, if test failed
00001214				651+	DC	CL8' VTM	instruction name
00001220	00001278			<b>652</b> +	DC	A(RE3)	address of v1 source
00001224	00001288			<b>653</b> +	DC	A(RE3+16)	address of v2 source
00001228	00000010			654+	DC	A(16)	result length
0000122C	00001278			655+REA3	DC	A(RE3)	result address
00001230 00001238	00000000 00000000 0000000 00000000			656+ 657+V103	DS DS	FD XL16	gap V1 output
00001200	0000000 00000000			037+1103	טע	VIIA	vi oucpuc

DC

708

00001310

00001318

289D2B53 62A2D235

4D2390E5 62B74641

XL16' 289D2B5362A2D2354D2390E562B74641'

**V1** 

ASMA Ver.	0. 7. 0 zvector- e7- 0	5-VTM (Zve	ctor E7 VR	R-a instructio	n)		17 Jan 2025 11: 07: 35 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001320 00001328	289D2B53 62A2D235 4D2390E5 62B74641			709	DC	XL16' 289D2B5362A2D2	2354D2390E562B74641' v2 (mask)
				710 711 * Quadwo	rd		
				711 Quadwo 712		VTM, 3	
00001330				713+	DS	OFD	
00001330		00001330		714+	USING		base for test data and test routine
00001330	00001380			715+T5	DC	A(X5)	address of test routine
$00001334 \\ 00001336$	0005 00			716+ 717+	DC DC	H' 5' X' 00'	test number
00001337	03			717+ 718+	DC DC	HL1'3'	CC
00001338	0E			719+	DC	HL1' 14'	CC failed mask
0000133C	00000000 00000000			720+	DS	2F	extracted PSW after test (has CC)
00001344	FF			721+	DC	X' FF'	extracted CC, if test failed
00001345 00001350	E5E3D440 40404040 000013A8			722+ 723+	DC DC	CL8' VTM' A(RE5)	instruction name address of v1 source
00001354	000013A8 000013B8			723+ 724+	DC DC	A(RE5+16)	address of v2 source
00001358	00000010			725+	DC	A(16)	result length
0000135C	000013A8			726+REA5	DC	A(RE5)	result address
00001360	00000000 00000000			727+	DS	FD	gap
00001368	00000000 00000000			728+V105	DS	XL16	V1 output
00001370 00001378	00000000 00000000 0000000 00000000			729+	DS	FD	dan
00001376	0000000 0000000			730+*	טע	T D	gap
00001380				731+X5	DS	<b>OF</b>	
00001380	E310 5020 0014		00000020	732+	LGF	R1, V1ADDR	load v1 source
00001386	E751 0000 0806		00000000	733+	VL	v21, 0(R1)	use v21 to test decoder
0000138C 00001392	E310 5024 0014 E761 0000 0806		00000024 00000000	734+ 735+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source (mask) use v22 to test decoder
00001392	E756 0000 0CD8		0000000	736+	VTM	V22, U(R1) V21, V22	test instruction
0000139E	B98D 0020			737+		R2, R0	extract psw
000013A2	5020 500C		000000C	<b>738</b> +	ST	R2, CCPSW	to save CC
	07FB			739+	BR	R11	return
000013A8				740+RE5	DC	OF DE	V1 for this test
000013A8 000013A8	289D2B53 62A2D235			741+ 742	DROP DC	R5 VI 16' 280D2R5362A2D	2354D2390E562B74641' V1
000013A0	4D2390E5 62B74641			772	ЪС	ALIO EGGDEBGGGEREDI	SOTE SOULOUSE FIRST
000013B8	289D2B53 62A2D235			743	DC	XL16' 289D2B5362A2D2	23500000000000000000' v2 (mask)
000013C0	00000000 00000000			~			
				744 745 * Quadwo	nd		
				745 * Quadwo 746		VTM, 3	
000013C8				747+	DS DS	OFD OFD	
000013C8		000013C8		<b>748</b> +	<b>USING</b>	*, <b>R5</b>	base for test data and test routine
000013C8	00001418			749+T6	DC	A(X6)	address of test routine
000013CC	0006			750+	DC	H' 6'	test number
000013CE 000013CF	00			751+ 752+	DC DC	X' 00' HL1' 3'	СС
000013CF	0E			752+ 753+	DC	HL1' 14'	CC failed mask
000013D4	0000000 00000000			<b>754</b> +	DS	2F	extracted PSW after test (has CC)
000013DC	FF			755+	DC	X' FF'	extracted CC, if test failed
000013DD	E5E3D440 40404040			756+	DC	CL8' VTM	instruction name
000013E8 000013EC	00001440 00001450			757+ 758+	DC DC	A(RE6) A(RE6+16)	address of v1 source address of v2 source
000013EC	00001430			759+	DC DC	A(REO+10) A(16)	result length
000013F4	00001440			760+REA6	DC	A(RE6)	result address

ASMA Ver.	0. 7. 0 zvector- e7- 0	5-VTM (Zve	ctor E7 VR	R-a instructio	n)		17 Jan 2025 11: 07: 35 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000013F8 00001400	00000000 00000000 00000000 00000000			761+ 762+V106	DS DS	FD XL16	gap V1 output
00001408 00001410	00000000 00000000 00000000 00000000			763+ 764+*	DS	FD	gap
00001418 00001418 0000141E	E310 5020 0014 E751 0000 0806		00000020 00000000	765+X6 766+ 767+	DS LGF VL	OF R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder
00001424 0000142A 00001430	E310 5024 0014 E761 0000 0806 E756 0000 0CD8		00000024 00000000	768+ 769+ 770+	LGF VL VTM	R1, V2ADDR v22, O(R1) V21, V22	load v2 source (mask) use v22 to test decoder test instruction
00001436 0000143A 0000143E	B98D 0020 5020 500C 07FB		000000C	771+ 772+ 773+	EPSW ST BR	R2, R0 R2, CCPSW R11	extract psw to save CC return
00001440 00001440 00001440	289D2B53 62A2D235			774+RE6 775+ 776	DC DROP DC	OF R5 XL16' 289D2B5362A2D	V1 for this test 02354D2390E562B74641' V1
00001448 00001450 00001458	4D2390E5 62B74641 00000003 62A2D235 4D2390E5 62B74641			777	DC		02354D2390E562B74641' v2 (mask)
				778 779 * Quadwo 780		VTM, 3	
00001460 00001460 00001460	000014B0	00001460		781+ 782+ 783+T7	DS USING DC	OFD	base for test data and test routine address of test routine
00001464 00001466 00001467	0007 00 03			784+ 785+ 786+	DC DC DC	H' 7' X' 00' HL1' 3'	test number CC
00001468 0000146C 00001474	0E 00000000 00000000 FF			787+ 788+ 789+	DC DS DC	HL1' 14' 2F X' FF'	CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
00001475 00001480 00001484	E5E3D440 40404040 000014D8 000014E8			790+ 791+ 792+	DC DC DC	CL8' VTM' A(RE7) A(RE7+16)	instruction name address of v1 source address of v2 source
00001488 0000148C 00001490	0000010 000014D8 00000000 00000000			793+ 794+REA7 795+	DC DC DS	A(16) A(RE7) FD	result length result address gap
00001498 000014A0 000014A8	0000000 0000000 0000000 0000000 0000000 000000			796+V107 797+	DS DS	XL16 FD	V1 output
000014B0			00000000	798+* 799+X7	DS	<b>0F</b>	lood v1 source
000014B0 000014B6 000014BC	E310 5020 0014 E751 0000 0806 E310 5024 0014 E761 0000 0806		00000020 00000000 00000024	800+ 801+ 802+ 803+	LGF VL LGF	R1, V1ADDR v21, O(R1) R1, V2ADDR	load v1 source use v21 to test decoder load v2 source (mask)
000014C2 000014C8 000014CE 000014D2	E761 0000 0806 E756 0000 0CD8 B98D 0020 5020 500C		00000000 0000000C	803+ 804+ 805+ 806+	VL VTM EPSW ST	v22, 0(R1) V21, V22 R2, R0 R2, CCPSW	use v22 to test decoder test instruction extract psw to save CC
000014D2 000014D6 000014D8 000014D8	07FB		3000000	807+ 808+RE7 809+	BR DC DROP	R11 OF R5	return V1 for this test
000014D8 000014E0	289D2B53 62A2D235 4D2390E5 62B74641			810	DC	XL16' 289D2B5362A2D	2354D2390E562B74641' V1
000014E8	289D2B53 62000000			811	DC	AL10 28902B3362UUU	00000000E562B74641' v2 (mask)

ASMA Ver.	0. 7. 0 zvector-e7-0	5-VTM (Zve	ctor E7 VRF	-a instruction	n)		17 Jan 2025 11: 07: 35 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
000015B8 000015BC	00000010 00001608			864+ 865+REA9	DC DC	A(16) A(RE9)	result length result address
000015C0 000015C8	00000000 00000000 0000000 00000000			866+ 867+V109	DS DS	FD XL16	gap V1 output
000015D0 000015D8	00000000 00000000 00000000 00000000			868+	DS	FD	gap
000015E0 000015E0	E310 5020 0014		00000020	869+* 870+X9 871+	DS LGF	OF R1, V1ADDR	load v1 source
000015E0 000015E6 000015EC	E751 0000 0806 E310 5024 0014		0000020 00000000 00000024	872+ 873+	VL LGF	v21, 0(R1) R1, V2ADDR	use v21 to test decoder load v2 source (mask)
000015F2 000015F8	E761 0000 0806 E756 0000 0CD8		00000000	874+ 875+	VL VTM	v22, 0(R1) V21, V22	use v22 to test decoder test instruction
000015FE 00001602	B98D 0020 5020 500C		000000C	876+ 877+	ST	R2, R0 R2, CCPSW	to save CC
00001606 00001608 00001608	07FB			878+ 879+RE9 880+	BR DC DROP	R11 OF R5	return V1 for this test
00001608 00001610	71D2E1D2 665129E0 188CA928 07785DCF			881	DC		DE0188CA92807785DCF' V1
00001618 00001620	7F58F1A7 2CDE54FE 76561EBC 4504E063			882	DC	XL16' 7F58F1A72CDE54	4FE76561EBC4504E063' v2 (mask)
				883 884 * Quadwo	rd		
00001628				885 886+		VTM, 1 OFD	
00001628 00001628 0000162C	00001678 000A	00001628		887+ 888+T10 889+	USING DC DC	*, R5 A(X10) H' 10'	base for test data and test routine address of test routine test number
0000162E 0000162F 00001630	00 01 0B			890+ 891+ 892+	DC DC	X' 00' HL1' 1' HL1' 11'	CC CC failed mask
00001630 00001634 0000163C	00000000 00000000			892+ 893+ 894+	DC DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
00001648	E5E3D440 40404040 000016A0			895+ 896+	DC DC	CL8' VTM A(RE10)	instruction name address of v1 source
0000164C 00001650 00001654	000016B0 00000010 000016A0			897+ 898+ 899+REA10	DC DC DC	A(RE10+16) A(16) A(RE10)	address of v2 source result length result address
00001654 00001658 00001660	000010A0 00000000 00000000 00000000 00000000			900+ 901+V1010	DS DS		gap V1 output
00001668 00001670	00000000 00000000 00000000 00000000			902+ 903+*	DS	FD	gap
00001678 00001678 0000167E	E310 5020 0014 E751 0000 0806		00000020 00000000	904+X10 905+ 906+	DS LGF VL	OF R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder
00001684 0000168A	E310 5024 0014 E761 0000 0806		0000000 00000024 00000000	907+ 908+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source (mask) use v22 to test decoder
00001690 00001696 0000169A	E756 0000 0CD8 B98D 0020 5020 500C		000000C	909+ 910+ 911+	ST	V21, V22 R2, R0 R2, CCPSW	test instruction extract psw to save CC
0000169E 000016A0 000016A0	07FB			912+ 913+RE10 914+	BR DC DROP	R11 OF R5	return V1 for this test
000016A0	470A92E8 5140A3DD			915	DC	XL16' 470A92E85140A3	BDD17A4AAE476B361C9' V1


	0. 7. 0 zvector- e7				1 011)		17 Jan 2025 11	ı. U/; 33	rage	26
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
		00000016	0000001	1026 V22	EQU	22				
		00000017	00000001	1027 V23 1028 V24	EQU	23 24				
		00000019	00000001	1029 V25	EQU	25				
		000001A	00000001	1030 V26	EQU	26				
		0000001B	00000001	1031 V27 1032 V28	EQU EQU	22 23 24 25 26 27 28 29				
		0000001D	00000001	1033 V29	EQU EQU EQU EQU EQU EQU EQU	29				
		0000001E 0000001F	00000001	1034 V30 1035 V31	EQU EQU	30 31				
				1036						
				1037	END					

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
EGI N	I	00000200	2	152	118	148	149	150									
C	Ū	00000007	1	442	251	110	110	100									
CFOUND	X	00000014	1	448	238	258											
CCMASK	Ü	00000011	1	443	219	200											
CCMSG	Ŭ	00000306	1	231	226												
CCPRTEXP	Č	00000300 0000104B	1	409	255												
CCPRTGOT	č	0000104B 0000105B	1	412	262												
CCPRTLINE		00001038	16	404	414	265											
	C		10			203											
CCPRTLNG	U	00000055	1	414	264												
CCPRTNAME	C	00001035	8	407	248												
CCPRTNUM	C	00001018	3	405	246	700	000	007	~0.4	~~~	~~0	000	0.40	0~~	011	045	
CCPSW	F	000000C	4	447	235	599	633	667	<b>704</b>	738	772	806	843	877	911	945	
CTLRO	F	000004BC	4	366	162	163	164	165	~~~								
DECNUM	C	00001089	16	424	243	245	252	254	259	261							
E7TEST	<u>4</u>	0000000	80	438	211												
E7TESTS	F	00001760	4	958	204												
EDIT	X	0000105D	18	419	244	<b>253</b>	<b>260</b>										
ENDTEST	U	0000038E	1	282	209												
EOJ	I	000004A0	4	<b>356</b>	197	285											
<b>EOJPSW</b>	D	00000490	8	354	356												
FAI LCONT	U	0000037E	1	272													
FAI LED	F	00001000	4	395	274	<b>283</b>											
FAILPSW	D	000004A8	8	358	360												
FAILTEST	Ī	000004B8	4	360	286												
FB0001	F	00000280	8	181	185	186	188										
MAGE	1	00000000	6044	0	100	100	100										
(	Ū	00000400	1	379	380	381	382										
<b>1</b> 164	Ü	00010000	1	381	300	301	302										
MB	Ü	0010000	1	382													
MSG	T		1	316	106	200											
	C	000003D8	4		196	300											
MSGCMD MSGCMSC	C	00000426	9	346	329	330	001										
MSGMSG	Ç	0000042F	95	347	323	344	321										
MSGMVC	Î	00000420	6	344	327												
ASGOK	Ī	000003EE	2	325	322	000											
SGRET	<u> </u>	0000040E	4	340	333	336											
<b>ISGSAVE</b>	F	00000414	4	343	319	340											
NEXTE7	U	000002D4	1	206	224	277											
PNAME	C	00000015	8	451	248												
PAGE	U	00001000	1	380													
PRT3	C	00001073	18	422	<b>244</b>	<b>245</b>	246	<b>253</b>	<b>254</b>	255	<b>260</b>	<b>261</b>	262				
80	U	0000000	1	983	112	162	165	185	187	188	189	194	213	214	<b>264</b>	273	274
					299	301	316	319	321	323	325	340	<b>598</b>	632	666	703	737
					771	805	842	876	910	944							
R1	U	0000001	1	984	195	219	220	221	235	236	237	238	265	283	284	330	344
					593	594	595	596	627	628	629	630	661	662	663	664	698
					699	700	701	732	733	734	735	766	767	768	<b>769</b>	800	801
					802	803	837	838	839	840	871	872	873	874	905	906	907
					908	939	940	941	942	J 10	J. 1	J	3.0	J. I	5 0 0		
R10	U	000000A	1	993	150	159	160		0 I W								
R11	Ŭ	0000000A	1	994	216	217	600	634	668	705	739	773	807	844	878	912	946
R12	U	0000000B	1	995	204	207	223	276	000	103	133	113	307	014	070	JIA	J-1U
	U		1	995 996	۵ <b>U4</b>	۵U /	443	210									
R13		000000D	1														
R14	U	000000E	I 1	997	000	004	004	905									
R15	U	000000F	1	998	266	294	304	305	074	050	0	050	050	000	000	001	01~
12	U	00000002	1	985	196 319	242 325	243 326	250 327	251 329	252 335	257 340	258 341	259 598	299 599	300 632	301 633	317 666

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES											
					667	703	704	737	738	771	772	805	806	842	843	876	877
			ļ.		910	911	944	945									
23	Ü	00000003	1	986													
4	U	00000004	1	987	007	000	011	005	000		000	000	000	0.40	070	000	707
25	U	0000005	1	988	207	208	211	295	303	575	602	609	636	643	670	680	707
					714 948	741	748	775	782	809	819	846	853	880	887	914	921
26	U	0000006	1	989	340												
27	Ü	00000007	1	990													
8	Ŭ	00000007	ī	991	148	152	153	<b>154</b>	156								
19	Ü	00000009	$\bar{1}$	992	149	156	157	159									
E1	F	00001148	4	601	584	585	587										
RE10	F	000016A0	4	913	896	897	899										
RE11	F	00001738	4	947	930	931	933										
EE2	$\underline{\mathbf{F}}$	000011E0	4	635	618	619	621										
EE3	F	00001278	4	669	652	653	655										
RE4	F	00001310	4	706	689	690	692										
RE5	F	000013A8	4	740	723 757	724 750	726 700										
RE6	F F	00001440 000014D8	4	774	757 701	758 792	760 704										
RE7 RE8	F	00001408	4	808 845	791 828	829	794 831										
ES ES	F	00001370	4	879	862	863	865										
EA1	A	00001008 000010FC	4	587	002	000	000										
EA10	A	00001654	$\dot{4}$	899													
EA11	Ā	000016EC	$ar{4}$	933													
REA2	A	00001194	4	621													
REA3	A	0000122C	4	655													
REA4	A	000012C4	4	692													
REA5	A	0000135C	4	726													
REA6	A	000013F4	4	760													
REA7	A	0000148C	4	794													
REAS	A	00001524	4	831													
REA9 READDR	A	000015BC 0000002C	4	865													
REG2LOW	A U	0000002C 000000DD	4	455 385													
EG2PATT	II	AABBCCDD	1	384													
RELEN	A	00000028	4	454													
RPTDWSAV	Ď	000003C8	8	310	299	301											
RPTERROR	Ī	0000039C	4	294	266	001											
PTSAVE	F	000003BC	4	307	294	304											
RPTSVR5	F	000003C0	4	308	295	303											
SKL0001	U	000004E	1	178	194												
SKT0001	<u>C</u>	0000022A	20		178	195											
VOLDPSW	U	00000140	0		004												
1	A	000010D0	4	576	961												
10	A	00001628	4	888	970												
11	A	000016C0 00001168	4	922 610	971 962												
2 3	A A	00001168	4	644	962 963												
3 '4	A A	00001200	4	681	964												
'5	A	00001298	4	715	965												
6	Ä	00001330 000013C8	4	749	966												
7	Ä	00001360	4	<b>783</b>	967												
8	A	00001100 000014F8	$\dot{4}$	820	968												
9	Ā	00001590	4	854	969												
ESTCC	I	00000302	4		221												

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
SINDUL	IIIE	VALUE	LENGIII	DEFN	KEFEK	ENCES											
ESTI NG	F	00001004	4	396	214												
NUM	H	0000004	2	440	213	242											
SUB	A	0000000	4	439	216												
TABLE	F	00001760	4	960													
0	U	0000000	1	1004													
1	U	00000001	1	1005													
10	U	0000000A	1	1014													
11	U	0000000B	1	1015													
112	U	000000C	1	1016													
113	U	000000D	1	1017													
114	U	000000E	<u> </u>	1018													
115	U	0000000F	1 1	1019													
116	U	00000011	1	1020 1021													
717 718	U	00000011	1	1021													
118	U U	00000012 00000013	1	1022													
119 11 ADDR	A	00000013	4	452	<b>593</b>	627	661	698	732	766	800	837	871	905	939		
1FUDGE	X	00000020 000010AC	16	431	333	027	001	030	732	700	800	037	0/1	303	333		
1101	X	000010AC 00001108	16	589													
1010	X	00001100	16	901													
1010	X	0000166 000016F8	16	935													
1011	X	00001010 000011A0	16	623													
103	X	000011110	16	657													
104	X	00001200	16	694													
105	X	00001368	16	728													
106	X	00001400	16	762													
107	X	00001498	16	796													
108	X	00001530	16	833													
109	X	000015C8	16	867													
10UTPUT	X	00000038	16	457													
<b>'2</b>	U	0000002	1	1006													
20	U	0000014	1	1024													
21	U	00000015	1	1025	<b>594</b>	<b>597</b>	628	<b>631</b>	662	665	699	702	733	736	<b>767</b>	770	801
					804	838	841	872	875	906	909	940	943				
22	U	0000016	1	1026	596	597	630	631	664	665	701	702	735	736	<b>769</b>	770	803
			_		804	840	841	874	875	908	909	942	943				
23	U	00000017	1	1027													
24	U	00000018	1	1028													
25	U	00000019	1	1029													
26	U	0000001A	1	1030													
27	U	0000001B	<u> </u>	1031													
28	U	0000001C	I 1	1032													
729 72 A DDD	U A	0000001D 00000024	1	1033	505	620	662	700	794	760	909	920	079	007	941		
ZADDR Za	A U	00000024	4	453 1007	<b>595</b>	629	663	700	734	768	802	839	873	907	341		
30	U U	00000003 0000001E	1	1007													
30 '31	U	0000001E 0000001F	1	1034 1035													
74	Ü	00000011	1	1008													
<b>'</b> 5	Ü	00000004	1	1008													
6	Ü	00000003	1	1010													
7	Ü	00000007	1	1010													
8	Ü	00000007	1	1011													
9	Ü	00000000	1	1012													
0001	Ü	0000003 000002A8	1	184	172	185											
(1	F	000002A0	4	592	57 <b>6</b>	100											

		zvect REFEREN		5- VIM ()	Zvector	E7 VRR	-a inst	ructi on	)				17 Jan 2025 1	1: 07: 35 Page	e 31
CHECK TABLE CR_A															
R_A	476	573	607	641	678	712	746	780	817	851	885	919			



ASMA Ver. 0.7.0 zvector-e7	7-05-VTM (Zvector E7 VRR-a instruction)	17 Jan 2025 11: 07: 35	Page 33
STM	FILE NAME		
1 /home/tn529/sharedvfp	o/tests/zvector-e7-05-VTM asm		
** NO ERRORS FOUND **			
NO ERRORS FOUND			