ASMA Ver.	0. 7. 0 zvector-e7-	07- VGBM			25 Feb 2025 14: 05: 2	8 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				52 *****	*****************	****
				53 *	FCHECK Macro - Is a Facility Bit set?	
				54 *	·	
				55 * 5 6 *	If the facility bit is NOT set, an message is issued an the test is skipped.	a
				57 *		
				58 * 59 *	Fcheck uses R0, R1 and R2	
				60 * eg.	FCHECK 134, 'vector-packed-decimal'	
				61 ******* 62	MACRO	*****
				63	FCHECK &BITNO, &NOTSETMSG	
				64 · * 65 · *	&BITNO : facility bit number to check &NOTSETMSG : 'facility name'	
				66	LCLA &FBBYTE Facility bit in Byte	
				67 68	LCLA &FBBIT Facility bit within Byte	
				69	LCLA &L(8)	
				70 &L(1) 71	SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte	
				72 &FBBYT	SETA &BITNO/8	
				73 &FBBIT	SETA &L((&BITNO-(&FBBYTE*8))+1)	DITI
				74 . * 75	MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FB	BI I
				76	B X&SYSNDX	
				77 * 78 *	Fcheck data area skip messgae	
				79 SKT&SYS	X DC C' Skipping tests: '	
				80 81	DC C&NOTSETMSG DC C' (bit &BITNO) is not installed.'	
				82 SKL&SYS	X EQU *-SKT&SYSNDX	
				83 * 84	DS FD gap	
				85 FB&SYS	A DS 4FD	
				86 87 *	DS FD gap	
				88 X&SYSN	EQU *	
				89 90	LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 STFLE FB&SYSNDX get facility bits	
				91		
				92	XGR RO, RO IC RO, FB&SYSNDX+&FBBYTE get fbit byte	
				93 94	IC RO, FB&SYSNDX+&FBBYTE get fbit byte N RO, =F' &FBBIT' is bit set?	
				95 96 *	BNZ XC&SYSNDX	
				97 * faci]	y bit not set, issue message and exit	
				98 *		
				99 100	LA RO, SKL&SYSNDX message length LA R1, SKT&SYSNDX message address	
				101	BAL R2, MSG	
				102 103	в еој	
				104 XC&SYS	C EQU *	
				105	MEND	

ASMA Ver.	0. 7. 0 zvector- e7- 0	7- VGBM					25 Feb 2025 14: 05: 28 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				108 *		core PSWs	**********	
00000000		00000000 00000000	00001DEF	110 ZVI 111 112	E7TST STA	RT 0 NG ZVE7TST, RO	Low core addressability	
		00000140	00000000		OLDPSW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	115 116 117	ORG DC DC	ZVE7TST+X' 1A0' X' 00000001800000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A8	0000000 0000200			117	DC	AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	119 120 121	ORG DC DC	ZVE7TST+X' 1D0' X' 0002000180000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 000'	
						, ,		
000001E0		000001E0	00000200	123	ORG	ZVE7TST+X' 200'	Start of actual test program	
				128 * 129 * 130 *	******	**************************************	**************************************	
				131 * 132 * 133 *	R0 R1- 4	(work) (work)		
				134 * 135 * 136 *	R5 R6- R7 R8		able - current test base	
				137 * 138 * 139 *	R9 R10 R11	Second base registe Third base registe E7TEST call return	ter er	
				140 * 141 * 142 *	R12 R13 R14	E7TESTS register (work) Subroutine call		
				143 * 144 * 145 ***	R15	Secondary Subrouti	ine call or work ***********************************	
00000200 00000200 00000200		00000200 00001200 00002200		147 148 149	USI	NG BEGIN, R8 NG BEGIN+4096, R9 NG BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000202	0580 0680 0680			151 BEO 152 153	BCT	R R8, 0 R R8, 0 R R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	155 156 157	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

EQU

197+XC0001

000002D0

ASMA Ver.	0. 7. 0 zvector- e7-	07-VGBM					25 Feb 2025 14: 05: 28 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				199 ******	*****	******	*********
				200 *		Do tests in the E	7TESTS table
					*****	*******	**********
				202			
000002D0	58C0 8290		00000490	203	L	R12, = $A(E7TESTS)$	get table of test addresses
			00000004	204	TOT		
00000000	5050 0000	000002D4	00000001	205 NEXTE6	EQU	* Dr 0(0 D10)	
000002D4	5850 C000		00000000	206	L	R5, 0(0, R12)	get test address
000002D8 000002DA	1255 4780 8118		00000318	207 208	LTR BZ	R5, R5 ENDTEST	have a test? done?
UUUUU2DA	4760 6116		00000318	208 209	DŁ	ENDIESI	uone:
000002DE		0000000		210	USING	E7TEST, R5	
OOOOORDE		0000000		211	COING	171151, NO	
000002DE	4800 5004		00000004	212	LH	RO, TNUM	save current test number
000002E2	5000 8E04		00001004	213	ST	RO, TESTING	for easy reference
				214			v
000002E6	58B0 5000		0000000	215	L	R11, TSUB	get address of test routine
000002EA	05BB			216	BALR	R11, R11	do test
000000000	F010 F000 0014		0000000	217	LOD	D4 DEADDD	
000002EC	E310 5020 0014	0000000	00000020	218	LGF	R1, READDR	get address of expected result
000002F2	D50F 5030 1000	00000030	00000000	219	CLC	V10UTPUT, O(R1)	valid?
000002F8	4770 8104		00000304	220 221	BNE	FAILMSG	no, issue failed message
000002FC	41C0 C004		00000004	222	LA	R12, 4(0, R12)	next test address
00000300	47F0 80D4		000002D4	223	В	NEXTE6	

ASMA Ver.	0. 7. 0 zvector-e7-	07- VGBM					25 Feb 2025 14: 05: 28 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				225 ******* 226 * result	***** not a	**************	************	
				227 * 228 * 229 ******	*****	and instruction ************************************	est number, instruction under test n i2 ***************	
00000304	45F0 8126	00000304	00000001 00000326	230 FAILMSG 231	EQU BAL	* R15, RPTERROR		
				200	ue aft	er a failed tes	**************************************	
00000308	5800 8294	00000308	00000001 00000494	236 FAILCONT 237	EQU L	* RO , = F ' 1'	set failed test indicator	
0000030C 00000310	5000 8E00 41C0 C004		00001000 00000004	238 239 240	ST LA	RO, FAI LED R12, 4(0, R12)	next test address	
00000314	47F0 80D4		000002D4	241	В	NEXTE6		
				243 ******* 244 * end of 245 ******	****** testi *****	**************************************	**************************************	
00000318 0000031C	5810 8E00 1211	00000318	00000001 00001000	246 ENDTEST 247 248	EQU L LTR	* R1, FAI LED R1, R1	did a test fail?	
0000031E 00000322	4780 8268 47F0 8280		00000468 00000480	249 250	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW	

7	

SMA Ver.	0. 7. 0 zvector- e7-	07-VGBM						25 Feb 2025 14: 05: 28 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				252	*****	*****		**********
				253 254		RPTEF * * * * *		Report instruction test in error **********************************
				234				
0000326	50F0 8188		00000388	256	RPTERROR	ST	R15, RPTSAVE	Save return address
000032A	5050 818C		0000038C	257	ماد	ST	R5, RPTSVR5	Save R5
000032E	4820 5004		0000004	258 259	*	LH	R2, TNUM	get test number and convert
000321	4E20 8E76		00001076	260		CVD	R2, DECNUM	get test number and convert
0000336	D211 8E60 8E4A	00001060	0000104A	261		MVC	PRT3, EDIT	
000033C	DE11 8E60 8E76	00001060	00001076	262		ED	PRT3, DECNUM	C:11 : #
0000342	D202 8E18 8E6D	00001018	0000106D	263 264		MVC	PRTNUM(3), PRT3+13	fill in message with test #
000348	D207 8E33 5009	00001033	00000009	265		MVC	PRTNAME, OPNAME	fill in message with instruction
				266	*		·	
00034E	4820 5007		00000007 00001076	267		LH	R2, I2	get i2 and convert
000352 000356	4E20 8E76 D211 8E60 8E4A	00001060	00001076 0000104A	268 269		CVD MVC	R2, DECNUM PRT3, EDIT	
00035C	DE11 8E60 8E76	00001060	00001076	270		ED	PRT3, DECNUM	
000362	D204 8E44 8E6B	00001044	0000106B	271		MVC	PRTI 2(5), PRT3+11	fill in message with i2 field
				273	*			
				274		Use I	Hercules Diagnose fo	r Message to console
				275	*		G	<u> </u>
000368 00036C	9002 8190 4100 0042		00000390	276 277		STM	RO, R2, RPTDWSAV RO, PRTLNG	save regs used by MSG
000360	4100 0042 4110 8E08		00000042 00001008	278		LA LA	R1, PRTLINE	message length messagfe address
000374	4520 81A0		000003A0	279		BAL	R2, MSG	call Hercules console MSG display
000378	9802 8190		00000390	280		LM	RO, R2, RPTDWSAV	restore regs
00037C	5850 818C		0000038C	282		L	R5, RPTSVR5	Restore R5
000380	58F0 8188		00000388	283		L	R15, RPTSAVE	Restore return address
000384	07FF			284		BR	R15	Return to caller
000388	00000000			286	RPTSAVE	DC	F' 0'	R15 save area
00038C	00000000				RPTSVR5		F' 0'	R5 save area
000000	00000000 0000000			000	DDTDUCAT	DC	oni oi	DO DO some cross for MCC11
UUU39U	00000000 00000000			289	RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0. 7. 0 zvector-e7-0	7- VGBM					25 Feb 2025 14: 05: 28 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				291 ******* 292 * 293 * 294 ******	Issue	HERCULES MESSAGE poin R2 = return address	*********** ted to by R1, length in R0 ***********************************
000003A0 000003A4	4900 8298 07D2		00000498	296 MSG 297	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003A6	9002 81DC		000003DC	299	STM	RO, R2, MSGSAVE	Save registers
000003AA 000003AE 000003B2	4900 829A 47D0 81B6 4100 005F		0000049A 000003B6 0000005F	301 302 303	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003B6 000003B8 000003BA	1820 0620 4420 81E8		000003E8	305 MSGOK 306 307	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
000003BE 000003C2	4120 200A 4110 81EE		0000000A 000003EE	309 310	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003C6 000003CA	83120008 4780 81D6		000003D6	312 313	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003CE 000003D0	1222 4780 81D6		000003D6	314 315 316 317	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003D4	0000			318	DC	Н' О'	CRASH for debugging purposes
000003D6 000003DA	9802 81DC 07F2		000003DC	320 MSGRET 321	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000003DC 000003E8	00000000 00000000 D200 81F7 1000	000003F7	00000000	323 MSGSAVE 324 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000003EE 000003F7	D4E2C7D5 D6C8405C 40404040 40404040			326 MSGCMD 327 MSGMSG 328	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0.7.0 zvector-e7-0	7- VGBM						25 Feb 2025 14: 05: 28 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

00000458	00020001 80000000			334	EOJPSW	DC	OD' O' , X' 000200	018000000', AD(0)	
00000468	B2B2 8258		00000458	336	E0J	LPSWE	E0JPSW	Normal completion	
00000470	00020001 80000000			338	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000480	B2B2 8270		00000470	340	FAILTEST			Abnormal termination	
				342 343 344	***** * *****	****** Worki 1 *****	**************************************	************	
00000484 00000488				346 347	CTLRO	DS DS	F F	CRO	
	0000000								
0000048C 0000048C	0000040			349 350		LTORG	, =F' 64'	Literals pool	
00000490	00001D6C			351			=A(E7TESTS)		
00000494 00000498 0000049A	00000001 0000 005F			352 353 354 355			=F' 1' =H' 0' =AL2(L' MSGMSG)		
				356 357	*	some o	constants		
		00000400	00000001	358		EQU	1024	One KB	
		00001000 00010000 00100000	00000001 00000001 00000001	360 361		EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-0	7- VGBM				25 Feb 2025 14: 05: 28 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				408 *	E7TEST DSECT	**************************************	
00000000 00000004 00000006 00000007 000000014 00000018 0000001C 00000020 00000028 00000030 00000040	00000000 0000 0000 40404040 40404040 00000000 00000000 00000000 0000000			411 E7TEST 412 TSUB 413 TNUM 414 415 I2 416 417 OPNAME 418 V2ADDR 419 V3ADDR 420 RELEN 421 READDR 422 423 V10UTPUT 424 425 426 * 427 * 428 *	DS FD test routine wil	pointer to test Test Number i 2 used E6 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap	
				428 * 429 *	followed by EXPECTED 1	RESULT	
000010B8		00000000	00001DEF	431 ZVE7TST 432	CSECT , DS OF		
				435 * Mag	cros to help buil	**************************************	
				440 * 441	to generate indiv		
				442 443 . * 444 . * 445	VRI_A &INST, &I2	&INST - VRI-a instruction under test &i2 - i2 mask field	
				446 447 &TNUM 448	GBLA &TNUM SETA &TNUM+1		
				449 450 451	DS OFD USING *, R5	base for test data and test routine	
				452 T&TNUM 453 454	DC A(X&TNUM) DC H' &TNUM DC X' 00'	address of test routine test number	
				455 456 457	DC XL2' &I 2' DC CL8' &I NST' DC A(RE&TNUM		

0000108	ASMA Ver.	0.7.0 zvector-e7-0	7- VGBM					25 Feb 2025 14: 05: 28 Page 14
1000 1000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
100010108								**********
					503 * 504 ******	E6 VR]	I-a tests *******	**********
Solid								
Solid						VODA	V . C	, D, M, I
Sop					507 * E744 508 *	VGBM	- Vector Genera	ate Byte Mask
Sil					509 *	VRI - a		(immediate in HEX)
Sile								cted result (V1)
100010108					512 *			
S15 S16 S18 S18					513 * VGBM	- Vec	tor Generate Byte	e Mask
100010108					515 *			
00001088					516 * case 0	- sim	ple, simple debug	g
00001088						VRI A		
0000108B 00001100 521+T1 DC A(XI) address of test routine 000010BC 0001 522+ DC II '1 test number 000010BC 0000 523+ DC X' 00' 000010BC 000010BC 0000 524+ DC XI.2' 0000' 000010CT ESC7C2D4 40404040 525+ DC CL8' VGBM instruction name 000010C0 00001124 526+ DC A(RE1+32) address of v2 source 000010D0 00001134 527+ DC A(RE1+32) address of v3 source 000010D0 00001010 528+ DC A(RE1) result length 000010B0 00001010 530+ DS FD gap 000010B0 0000000 00000000 531+V101 DS XL16 VI output 000010B0 0000000 00000000 00000000 532+ DS FD gap gap 000010B0 0000000 00000000 00000000 00000000	000010B8		00001000		519+	DS	OFD	have Constant data and the
000010BC 0001 522+ DC H'1' test number 000010BF 00 523+ DC X12' 000' i2 000010BF 0000 524+ DC X12' 000' i2 000010CC 00001124 526+ DC A(RE1+16) address of v2 source 000010D0 00001134 527+ DC A(RE1) result length 000010D1 000010B1 528+ DC A(RE1) result address 000010B0 0000010B 528+ DC A(RE1) result address 000010B0 00000000 00000000 530+ DS FD gap 000010B0 00000000 00000000 531+V101 DS XL16 V1 output 0000110B0 00000000 00000000 532+ DS FD gap 0000110C 5889 8086 0000108 535+ VI V22, V1FUDCE 00001110 6760 5030 808E 000014 538+ VB RI ret		00001100	00001088					
000010BF 0000 524+ DC XIL2 0000' 12 000010CC 00001124 526+ DC A(RE1+16) address of v2 source 000010D0 00001104 526+ DC A(RE1+36) address of v3 source 000010D0 000010B1 528+ DC A(16) result length 000010B2 000010B2 00000000 530+ DS FD gap 000010B2 00000000 00000000 530+ DS FD gap 000010B3 00000000 00000000 530+ DS FD gap 000010B4 00000000 00000000 531+V101 DS FD gap 0000110B0 00000000 00000000 532+ DS FD gap 0000110C 8789 889 8806 0001088 535+ VI V22, VIPIDGE 00001110 8780 5030 88E 0000108 537+ VST V22, VIDGE 00001112 97FB 538+ BR <td>000010BC</td> <td>0001</td> <td></td> <td></td> <td>522+</td> <td>DC</td> <td>H'1'</td> <td></td>	000010BC	0001			522 +	DC	H'1'	
000010C1 ESC7C2D4 40404040 525+ DC CLR 'VCBM instruction name 000010C0 00001124 526+ DC A(RE1+16) address of v2 source 000010D0 00001134 527+ DC A(RE1+32) address of v3 source 000010D0 000010D0 528+ DC A(RE1) result length 000011D0 000010D0 00000000 530+ DC A(RE1) result address 000010E0 00000000 00000000 531+V101 DS FD gap 00001100 00000000 00000000 531+V101 DS XL16 V1 output 00001100 00001000 00000000 532+ DS FD gap 00001100 2760 8298 886 0001098 535+ VL V22, V1FUDGE 00001100 2760 8298 886 0000102 537+ VST V22, V10000* test instruction (dest is a source) 00001110 07FB 539+REI DC 0F </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>i 2</td>								i 2
00001000 00001134 527+ DC A(RE1-32) address of v3 source 00001000 00001010 528+ DC A(16) result length 00001000 00001000 528+ DC A(16) result length 00001000 00000000 530+ DS FD gap 00001000 00000000 531+V101 DS XL16 V1 output 00001000 00000000 532+ DS FD gap 00001100 00000000 534+X1 DS FD gap 00001100 2760 828 8086 0001088 535+ VL V22, V1FUDGE V22, V1FUDGE 00001100 2760 828 8086 00001088 537+ VS V22, V10000' test instruction (dest is a source) 00001101 2760 5030 080E 00001088 537+ VST V22, V101 save v1 output 00001112 07FB 538+ BR RR R11 return 00001112 07FB 544+ DS DFD x16 expected result 00001112 00000100000000000000000000000000	000010C1	E5C7C2D4 40404040			525 +	DC	CL8' VGBM	instruction name
O000110H O0000010 O000000 O0000000 O000000 O0000000 O000000 O0000000 O000000 O0000000 O000000 O0000000 O000000 O0000000 O000000 O0000000 O000000 O000000 O000000 O000000 O000000 O000000 O000000 O000000 O000000 O0000000 O0000000 O0000000 O000000 O0000000 O00000000								
O00010E0 O0000000 O00000000	000010D4	0000010			528 +	DC	A(16)	result length
000010E8								
000010F8	000010E8	0000000 00000000						V1 output
00001100					5 29	nc	FN	gan
00001106 E760 8E98 0806		0000000 0000000			533+*			gap
00001106 E760 0000 0844	00001100	E7CO OEOO OOOC		00001000				
0000110C E760 5030 080E	00001100			00001098				test instruction (dest is a source)
00001114	00001110C			000010E8			V22, V101	save v1 output
00001114		U/FB						
0000111C 00000000 000000000	00001114	0000000 0000000			540 +	DROP	R5	-
542 543 VRI_A VGBM, 0001 00001128 00001128 00001128 00001128 00001128 00001128 00001128 00001120 0002 547+					541	DC	YT10, 00000000 00	UUUUUUU UUUUUUU UUUUUUUU expected mask
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	5000110					TIPE :	NODE COOL	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001128						•	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001128		00001128		545 +	USING	*, R5	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001128							
00001131 E5C7C2D4 40404040 550+ DC CL8' VGBM instruction name 0000113C 00001194 551+ DC A(RE2+16) address of v2 source 00001140 00001144 0000010 553+ DC A(16) result length 00001148 00001184 554+REA2 DC A(RE2) result address	0000112E	00			548 +	DC	X' 00'	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0000112F							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001131 0000113C				551 +	DC		
00001148	00001140	000011A4				DC		
	00001144							
	00001150							

											1
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
001158 001160	0000000 0000000				556+V102	DS	XL16	V1 output			
001168	0000000	00000000			557+ 558+*	DS	FD	gap			
001170					559+X2	DS	OF				
001170	E760 8E98			00001098	560 +	VL	V22, V1FUDGE				
001176	E760 0001				561 +	VGBM	V22, X' 0001'	test instruction (dest	is a sour	ce)	
00117C	E760 5030	080E		00001158	562+	VST	V22, V102	save v1 output			
001182	07FB				563+	BR	R11	return			
001184					564+RE2	DC	0F	xl16 expected result			
001184	0000000	0000000			565+	DROP	R5	00000 00000000 000000000000000000000000			
001184 00118C	00000000				566 567	DC	XL16, 00000000 000	00000 00000000 000000FF'	expected	mask	
					568	VDT A	VGBM, 0002				
001198					569+	DS LA	OFD				
001198			00001198		570+	USING		base for test data and t	est routi	ne	
001198	000011E0		30001100		571+T3	DC	A(X3)	address of test routine	CSC TOUCH		
00119C	0003				572+	DC	H' 3'	test number			
00119E	00				573 +	DC	X' 00'				
00119F	0002				574 +	DC	XL2' 0002'	i 2			
0011A1	E5C7C2D4	40404040			575 +	DC	CL8' VGBM	instruction name			
0011AC	00001204				576 +	DC	A(RE3+16)	address of v2 source			
0011B0	00001214				577+	DC	A(RE3+32)	address of v3 source			
0011B4	00000010				578+	DC	A(16)	result length			
0011B8	000011F4	0000000			579+REA3	DC	A(RE3)	result address			
0011C0	0000000				580+	DS	FD VI 10	gap V1 output			
0011C8 0011D0	0000000 0000000				581+V103	DS	XL16	vi output			
0011D0	00000000				582 +	DS	FD	gap			
OUTIDO	0000000	0000000			583+*	DS	10	8 " P			
0011E0					584+X3	DS	OF				
0011E0	E760 8E98	0806		00001098	585 +	VL	V22, V1FUDGE				
0011E6	E760 0002	0844			586 +		V22, X' 0002'	test instruction (dest	is a sour	ce)	
0011EC	E760 5030	080E		000011C8	587 +	VST	V22, V103	save v1 output			
0011F2	07FB				588+	BR	R11	return			
0011F4					589+RE3	DC	OF	xl16 expected result			
0011F4 0011F4	0000000	0000000			590+ 591	DROP DC	R5	AAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	ownested	mock	
	00000000				592	DС	ALIO UUUUUUUU UUU	00000 00000000 0000FF00'	expected 1	III ASK	
					593	VRT A	VGBM, 0004				
001208					594 +	DS DS	OFD				
001208			00001208		595+	USING		base for test data and t	est routi	ne	
001208	00001250				596+T4	DC	A(X4)	address of test routine			
00120C	0004				597 +	DC	H' 4'	test number			
00120E	00				598+	DC	X' 00'				
00120F	0004	40.40.40.40			599 +		XL2' 0004'	i 2			
001211	E5C7C2D4	40404040			600+	DC	CL8' VGBM	instruction name			
00121C	00001274				601+	DC	A(RE4+16)	address of v2 source			
001220 001224	00001284 00000010				602+ 603+	DC DC	A(RE4+32)	address of v3 source			
001224	0000010				604+REA4	DC DC	A(16) A(RE4)	result length result address			
001220	00001204	00000000			605+	DS	FD				
001238 0001240	0000000 00000000	00000000			606+V104	DS	XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zv	ector-e7-0°	7- VGBM					25 Feb 2025 14: 05: 28 Page 16
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMI			
00001248	00000000	00000000			607+ 608+*	DS	FD	gap
00001250 00001250 00001256 0000125C 00001262 00001264	E760 8E98 E760 0004 E760 5030 07FB	0844		00001098 00001238	609+X4 610+ 611+ 612+ 613+ 614+RE4	DS VL VGBM VST BR DC	OF V22, V1FUDGE V22, X' 0004' V22, V104 R11 OF	test instruction (dest is a source) save v1 output return xl 16 expected result
00001264 00001264 0000126C	00000000 00000000				615+ 616	DROP DC	R5	00000 00000000 00FF0000' expected mask
00001278 00001278	00001050		00001278		617 618 619+ 620+	DS USING		base for test data and test routine
00001278 0000127C 0000127E 0000127F	000012C0 0005 00 0008				621+T5 622+ 623+ 624+	DC DC DC DC	A(X5) H' 5' X' 00' XL2' 0008'	address of test routine test number
00001271 00001281 0000128C 00001290 00001294	E5C7C2D4 000012E4 000012F4 00000010	40404040			625+ 626+ 627+ 628+	DC DC DC DC	CL8' VGBM A(RE5+16) A(RE5+32) A(16)	instruction name address of v2 source address of v3 source result length
00001298 000012A0 000012A8 000012B0	0000010 000012D4 00000000 00000000 00000000	0000000			629+REA5 630+ 631+V105	DC DS DS	A(RE5) FD XL16	result address gap V1 output
000012B8	0000000				632+ 633+*	DS	FD	gap
	E760 8E98 E760 0008 E760 5030 07FB	0844		00001098 000012A8	634+X5 635+ 636+ 637+ 638+ 639+RE5	DS VL VGBM VST BR DC	OF V22, V1FUDGE V22, X' 0008' V22, V105 R11 OF	test instruction (dest is a source) save v1 output return xl16 expected result
000012D4 000012D4 000012DC	00000000				640+ 641	DROP DC	R5 XL16' 00000000 000	00000 00000000 FF000000' expected mask
000012E8					642 643 644+	DS _	VGBM, 0010 OFD	
000012E8 000012E8 000012EC	00001330 0006		000012E8		645+ 646+T6 647+	USING DC DC	A(X6) H' 6'	base for test data and test routine address of test routine test number
000012EE 000012EF 000012F1 000012FC 00001300 00001304	00 0010 E5C7C2D4 00001354 00001364 00000010	40404040			648+ 649+ 650+ 651+ 652+ 653+	DC DC DC DC DC DC	X' 00' XL2' 0010' CL8' VGBM A(RE6+16) A(RE6+32) A(16)	i2 instruction name address of v2 source address of v3 source result length
00001308 00001310 00001318 00001320	00001344 00000000 00000000 00000000	00000000			654+REA6 655+ 656+V106	DC DS DS	A(RE6) FD XL16	result address gap V1 output
00001328	00000000				657+ 658+*	DS	FD	gap

SMA Ver.	0. 7. 0 zvector-	e7- 07- VGBM					25 Feb 2025 14: 05: 28 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0001330				659+X6	DS	0F	
0001330	E760 8E98 0806		00001098	660 +	VL	V22, V1FUDGE	
0001336	E760 0010 0844			661 +	VGBM	V22, X' 0010'	test instruction (dest is a source)
000133C	E760 5030 080E		00001318	662 +	VST	V22, V106	save v1 output
001342	07FB			663 +	BR	R11	return
001344				664+RE6	DC	0F	xl16 expected result
001344				665 +	DROP	R5	
001344	0000000 000000			666	DC	XL16' 00000000 000	00000 000000FF 00000000' expected mask
000134C	000000FF 000000	000					
				667		TIGDIA COCO	
001070				668		VGBM, 0020	
001358		00001050		669+	DS	OFD	
001358	00001010	00001358		670+	USING		base for test data and test routine
001358	000013A0			671+T7	DC	A(X7)	address of test routine
00135C	0007			672+ 673+	DC DC	H' 7' X' 00'	test number
00135E 00135F	00 0020			674+	DC DC	XL2' 0020'	i 2
00135F	E5C7C2D4 404040	40		675+	DC	CL8' VGBM	instruction name
001361 00136C	000013C4	40		676+	DC	A(RE7+16)	address of v2 source
001300	000013C4 000013D4			677+	DC	A(RE7+10) A(RE7+32)	address of v3 source
001370	000013D4			678+	DC	A(16)	result length
001374	0000010 000013B4			679+REA7	DC	A(RE7)	result address
001370	00000000 000000	000		680+	DS	FD	
001388	0000000 000000			681+V107	DS	XL16	gap V1 output
001390	0000000 000000			00111107	DO	ALIO	VI oucput
001398	0000000 000000			682+	DS	FD	gap
001000	00000000 000000			683+*	DO	10	8 ^u h
0013A0				684+X7	DS	OF	
0013A0	E760 8E98 0806		00001098	685+	$\widetilde{\mathbf{VL}}$	V22, V1FUDGE	
0013A6	E760 0020 0844		00001000	686+	VGBM	V22, X' 0020'	test instruction (dest is a source)
0013AC	E760 5030 080E		00001388	687 +	VST	V22, V107	save v1 output
0013B2	07FB			688 +	BR	R11	return
0013B4				689+RE7	DC	OF	xl16 expected result
0013B4				690 +	DROP	R5	1
0013B4	0000000 000000	000		691	DC	XL16' 00000000 000	00000 0000FF00 00000000' expected mask
0013BC	0000FF00 000000	00					•
				692			
				693		VGBM, 0040	
0013C8				694+	DS	OFD	
0013C8	00004440	000013C8		695+	USING		base for test data and test routine
0013C8	00001410			696+T8	DC	A(X8)	address of test routine
0013CC	0008			697+	DC	H' 8'	test number
0013CE	00			698+	DC	X' 00'	± 0
0013CF	0040 E5 C7 C9D4 404040	40		699+	DC	XL2' 0040'	i2
0013D1	E5C7C2D4 404040	40		700+	DC DC	CL8' VGBM	instruction name
0013DC	00001434			701+ 702+	DC	A(RE8+16)	address of v2 source
0013E0	00001444			702+ 703+	DC DC	A(RE8+32)	address of v3 source
0013E4 0013E8	00000010 00001424			703+ 704+REA8	DC DC	A(16) A(RE8)	result length result address
0013E8	00000000 000000	00		704+ K EA8 705+	DC DS	FD	
0013F0 0013F8	00000000 000000			705+ 706+V108	DS DS	XL16	gap V1 output
0013F8 001400	00000000 000000			100+1100	DЗ	ALIU	vi ouchac
001400	00000000 000000			707+	DS	FD	gan
001400				707+ 708+*	DO	I D	gap
0001410				709+X8	DS	0F	
001410	E760 8E98 0806		00001098	705+X6 710+	VL	V22, V1FUDGE	
001410	1.00 OLOO 0000		30001000	/10	V 11	v≈, vii obuL	

ASMA Ver.	0. 7. 0 zvector- e7-0	07-VGBM					25 Feb 2025	14: 05: 28 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001416	E760 0040 0844			711+	VGBM	V22, X' 0040'	test instruction (dest	is a source)	
0000141C	E760 5030 080E		000013F8	712+	VST	V22, V108	save v1 output	,	
00001422	07FB			713+	BR	R11	return		
0001424				714+RE8	DC	0F	xl16 expected result		
0001424				715+	DROP	R 5	P		
0001424	0000000 00000000			716	DC		00000 00FF0000 00000000'	expected mask	
000142C	00FF0000 00000000				20	11210 00000000 000		enpeeced mass	
				717	MDT A	VCDV 0000			
0001400				718		VGBM, 0080			
0001438		00001400		719+	DS	OFD	1 6 1 . 1 .		
0001438		00001438		720+	USING		base for test data and t	est routine	
0001438	00001480			721+T9	DC	A(X9)	address of test routine		
000143C	0009			722+	DC	Н' 9'	test number		
000143E	00			723+	DC	X' 00'			
000143F	0080			724 +	DC	XL2' 0080'	i 2		
0001441	E5C7C2D4 40404040			725 +	DC	CL8' VGBM	instruction name		
000144C	000014A4			726 +	DC	A(RE9+16)	address of v2 source		
0001450	000014B4			727+	DC	A(RE9+32)	address of v3 source		
0001454	00000010			728+	DC	A(16)	result length		
0001458	00001494			729+REA9	DC	A(RE9)	result address		
0001460	00000000 00000000			730+	DS	FD			
0001468	0000000 00000000			731+V109	DS DS	XL16	gap V1 output		
0001408	0000000 0000000			73177103	D.S	ALIU	vi oucpuc		
				799	DC	ED	don		
0001478	0000000 00000000			732+	DS	FD	gap		
0001400				733+*	DC	OF			
0001480	F700 0F00 0000		00001000	734+X9	DS	OF			
0001480	E760 8E98 0806		00001098	735+	VL	V22, V1FUDGE			
0001486	E760 0080 0844			736+	VGBM	V22, X' 0080'		is a source)	
000148C	E760 5030 080E		00001468	737+	VST	V22, V109	save v1 output		
0001492	07FB			738+	BR	R11	return		
0001494				739+RE9	DC	OF	xl16 expected result		
0001494				740 +	DROP	R5	-		
0001494	0000000 00000000			741	DC	XL16' 00000000 000	00000 FF000000 00000000'	expected mask	
000149C	FF000000 00000000							1	
				742					
				743	VRT A	VGBM, 0100			
00014A8				744+	DS DS	OFD			
00014A8		000014A8		745+	USING		base for test data and t	est routine	
00014A8	000014F0	OUTTAU		745+ 746+T10	DC	A(X10)	address of test routine	CSC TOUCTHE	
00014A6 00014AC	00001410 000A			740+110 747+	DC DC	H' 10'	test number		
00014AC	000A 00			747+ 748+	DC DC	X' 00'	COSC HUMBEI		
00014AE 00014AF	0100			740+ 749+	DC DC	XL2' 0100'	i 2		
							instruction name		
00014B1	E5C7C2D4 40404040			750+	DC DC	CL8' VGBM			
00014BC	00001514			751+	DC	A(RE10+16)	address of v2 source		
00014C0	00001524			752+	DC	A(RE10+32)	address of v3 source		
00014C4	00000010			753+	DC	A(16)	result length		
00014C8	00001504			754+REA10	DC	A(RE10)	result address		
00014D0	00000000 00000000			755+	DS	FD	gap		
00014D8	00000000 00000000			756+V1010	DS	XL16	V1 output		
00014E0	0000000 00000000								
000014E8	00000000 00000000			757+ 758+*	DS	FD	gap		
00014E0					nc	OF			
00014F0	E760 OFOO OOOO		00001000	759+X10	DS	OF			
000014F0	E760 8E98 0806		00001098	760+	VL	V22, V1FUDGE			
000014F6	E760 0100 0844		00004480	761+		V22, X' 0100'	test instruction (dest	is a source)	
00014FC	E760 5030 080E		000014D8	762 +	VST	V22, V1010	save v1 output		

ASMA Ver.	0. 7. 0 zvector-e7-0	7- VGBM					25 Feb 2025 14: 05: 28 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
		IIDDIVI	IDDIC				
00001502 00001504	07FB			763+ 764+RE10	BR DC	R11 0F	return xl16 expected result
00001504				765+	DROP	R5	xi io expected result
00001504 0000150C	00000000 000000FF 0000000 00000000			766	DC		00000FF 00000000 00000000' expected mask
00001000				767			
00001518				768 769+	VRI_A DS	VGBM, 0200 OFD	
00001518		00001518		770 +	USING		base for test data and test routine
00001518	00001560			771+T11	DC	A(X11)	address of test routine
0000151C 0000151E	000B 00			772+ 773+	DC DC	H' 11' X' 00'	test number
0000151F	0200			774+	DC	XL2' 0200'	i 2
00001521 0000152C	E5C7C2D4 40404040 00001584			775+ 776+	DC DC	CL8' VGBM A(RE11+16)	instruction name address of v2 source
00001520	00001584			770+ 777+	DC DC	A(RE11+10) A(RE11+32)	address of v2 source
00001534	0000010			778+	DC	A(16)	result length
00001538 00001540	00001574 0000000 00000000			779+REA11 780+	DC DS	A(RE11) FD	result address
00001548	00000000 00000000			781+V1011	DS	XL16	gap V1 output
00001550	00000000 00000000			700	DC	ED	
00001558	00000000 00000000			782+ 783+*	DS	FD	gap
00001560	F700 0F00 0000		00001000	784+X11	DS VL	OF	
00001560 00001566	E760 8E98 0806 E760 0200 0844		00001098	785+ 786+	VL VGBM	V22, V1FUDGE V22, X' 0200'	test instruction (dest is a source)
0000156C	E760 5030 080E		00001548	787+	VST	V22, V1011	save v1 output
00001572 00001574	07FB			788+ 789+RE11	BR DC	R11 OF	return
00001574				790+	DROP	R5	xl16 expected result
00001574 0000157C	00000000 0000FF00 0000000 00000000			791	DC	XL16' 00000000 0	000FF00 00000000 00000000' expected mask
				792	TIDT A	MODE 0400	
00001588				793 794+	VRI_A DS	VGBM, 0400 OFD	
00001588		00001588		795+	USING	*, R5	base for test data and test routine
00001588 0000158C	000015D0 000C			796+T12 797+	DC DC	A(X12) H' 12'	address of test routine test number
0000138C	00			797+ 798+	DC	X' 00'	test number
0000158F	0400 E5C7C9D4 40404040			799+	DC	XL2' 0400'	i 2
00001591 0000159C	E5C7C2D4 40404040 000015F4			800+ 801+	DC DC	CL8' VGBM A(RE12+16)	instruction name address of v2 source
000015A0	00001604			802+	DC	A(RE12+32)	address of v3 source
000015A4 000015A8	00000010 000015E4			803+ 804+REA12	DC DC	A(16) A(RE12)	result length result address
000015B0	000013E4			805+	DS DS	FD	
000015B8	0000000 00000000			806+V1012	DS	XL16	gap V1 output
000015C0 000015C8	00000000 00000000 00000000 00000000			807+ 808+*	DS	FD	gap
000015D0				809+X12	DS	0F	
000015D0	E760 8E98 0806		00001098	810 +	VL	V22, V1FUDGE	
000015D6 000015DC	E760 0400 0844 E760 5030 080E		000015B8	811+ 812+	VGBM VST	V22, X' 0400' V22, V1012	test instruction (dest is a source) save v1 output
000015E2	07FB		30001010	813+	BR	R11	return
000015E4				814+RE12	DC	0F	xl16 expected result

ASMA Ver.	0.7.0 zvector-e7-0	07-VGBM					25 Feb 2025 14: 05: 28 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000015E4 000015E4 000015EC	00000000 00FF0000 00000000 00000000			815+ 816 817	DROP DC		00FF0000 00000000 00000000' expected mask
00001550				818		VGBM, 0800	
000015F8 000015F8 000015F8	00001640	000015F8		819+ 820+ 821+T13	DS USING DC	A(X13)	base for test data and test routine address of test routine
000015FC 000015FE 000015FF	000D 00 0800			822+ 823+ 824+	DC DC DC	H' 13' X' 00' XL2' 0800'	test number i2
00001601 0000160C 00001610	E5C7C2D4 40404040 00001664 00001674			825+ 826+ 827+	DC DC DC	CL8' VGBM A(RE13+16) A(RE13+32)	instruction name address of v2 source address of v3 source
00001614 00001618 00001620	00000010 00001654 00000000 00000000			828+ 829+REA13 830+	DC DC DS	A(16) A(RE13) FD	result length result address
00001628 00001630	00000000 00000000 0000000 00000000			831+V1013	DS	XL16	gap V1 output
00001638	00000000 00000000			832+ 833+*	DS	FD	gap
00001640 00001640	E760 8E98 0806		00001098	834+X13 835+	DS VL	OF V22, V1FUDGE	
00001646 0000164C 00001652	E760 0800 0844 E760 5030 080E 07FB		00001628	836+ 837+ 838+	VST BR	V22, V1013 R11	test instruction (dest is a source) save v1 output return
00001654 00001654 00001654	00000000 FF000000			839+RE13 840+ 841	DC DROP DC	OF R5 XL16' 00000000	xl16 expected result FF000000 00000000 00000000' expected mask
0000165C	00000000 00000000			842 843	VRT A	VGBM, 1000	·
00001668 00001668 00001668	000016B0	00001668		844+ 845+ 846+T14	DS USING DC	OFD	base for test data and test routine address of test routine
0000166C 0000166E 0000166F	000E 00 1000			847+ 848+ 849+	DC DC DC	H' 14' X' 00' XL2' 1000'	test number i2
00001671 0000167C 00001680	E5C7C2D4 40404040 000016D4 000016E4			850+ 851+ 852+	DC DC DC	CL8' VGBM A(RE14+16) A(RE14+32)	instruction name address of v2 source address of v3 source
00001684 00001688 00001690	00000010 000016C4 00000000 00000000			853+ 854+REA14 855+	DC DC DS	A(16) A(RE14) FD	result length result address gap
00001698 000016A0 000016A8	00000000 00000000 00000000 00000000 000000			856+V1014 857+	DS DS	XL16 FD	V1 output gap
000016B0 000016B0	E760 8E98 0806		00001098	858+* 859+X14 860+	DS VL	OF V22, V1FUDGE	94k
000016B0 000016B6 000016BC 000016C2	E760 8E98 0806 E760 1000 0844 E760 5030 080E 07FB		00001098	861+ 862+ 863+		V22, V1FUDGE V22, X' 1000' V22, V1014 R11	test instruction (dest is a source) save v1 output return
000016C4 000016C4 000016C4	000000FF 00000000			864+RE14 865+ 866	DC DROP DC	OF R5	xl16 expected result 00000000 00000000 00000000' expected mask

LOC								
	OBJECT	CODE	ADDR1	ADDR2	STMI			
0016CC	00000000	00000000						
					867 868	V/DT A	VGBM 2000	
0016D8					869+	DS DS	OFD	
0016D8			000016D8		870 +	USING	*, R5	base for test data and test routine
0016D8	00001720				871+T15	DC	A(X15)	address of test routine
0016DC	000F				872+	DC	H' 15'	test number
0016DE 0016DF	00 2000				873+ 874+	DC DC	X' 00' XL2' 2000'	i 2
0016E1	E5C7C2D4	40404040			875+	DC DC	CL8' VGBM	instruction name
0016EC	00001744	10101010			876+	DC	A(RE15+16)	address of v2 source
0016F0	00001754				877+	DC	A(RE15+32)	address of v3 source
0016F4	0000010				878+	DC	A(16)	result length
0016F8	00001734				879+REA15	DC	A(RE15)	result address
001700	0000000				880+	DS	FD	gap V1 output
001708 001710	0000000 0000000				881+V1015	DS	XL16	vi output
001710	0000000				882+	DS	FD	gap
001710	0000000	0000000			883+*	DO	10	8 ^{ch}
001720					884+X15	DS	OF	
001720	E760 8E98			00001098	885+	VL	V22, V1FUDGE	
001726	E760 2000				886+	VGBM	V22, X' 2000'	test instruction (dest is a source)
00172C	E760 5030	080E		00001708	887+	VST	V22, V1015	save v1 output
001732 001734	07FB				888+ 889+RE15	BR DC	R11 0F	return
001734					890+	DROP	R5	xl16 expected result
001734	0000FF00	0000000			891	DC		00000 00000000 00000000' expected mask
00173C	0000000							
					892			
001740					893		VGBM, 4000	
			00001749		893 894+	DS	OFD	hase for test data and test routing
001748	00001790		00001748		893 894+ 895+	DS USING	OFD *, R5	base for test data and test routine
001748 001748	00001790 0010		00001748		893 894+ 895+ 896+T16	DS USING DC	0FD *, R5 A(X16)	address of test routine
001748 001748 00174C	00001790 0010 00		00001748		893 894+ 895+	DS USING	OFD *, R5	
001748 001748 00174C 00174E 00174F	0010 00 4000		00001748		893 894+ 895+ 896+T16 897+ 898+ 899+	DS USING DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000'	address of test routine test number
001748 001748 00174C 00174E 00174F 001751	0010 00 4000 E5C7C2D4	40404040	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+	DS USING DC DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM	address of test routine test number i2 instruction name
001748 001748 00174C 00174E 00174F 001751	0010 00 4000 E5C7C2D4 000017B4	40404040	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+	DS USING DC DC DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16)	address of test routine test number i2 instruction name address of v2 source
001748 001748 00174C 00174E 00174F 001751 00175C	0010 00 4000 E5C7C2D4 000017B4 000017C4	40404040	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+	DS USING DC DC DC DC DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32)	address of test routine test number i2 instruction name address of v2 source address of v3 source
001748 001748 00174C 00174E 00174F 001751 00175C 001760 001764	0010 00 4000 E5C7C2D4 000017B4 000017C4 00000010	40404040	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+	DS USING DC DC DC DC DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16)	address of test routine test number i2 instruction name address of v2 source address of v3 source result length
001748 001748 00174C 00174E 00174F 001751 00175C 001760 001764	0010 00 4000 E5C7C2D4 000017B4 000017C4		00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32)	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address
001748 001748 00174C 00174E 00174F 001751 00175C 001760 001764 001768 001770	0010 00 4000 E5C7C2D4 000017B4 000017C4 00000010 000017A4	00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16)	address of test routine test number i2 instruction name address of v2 source address of v3 source result length
001748 001748 00174C 00174E 001751 00175C 001760 001764 001768 001770 001778	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000	00000000 00000000 00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016	DS USING DC	*, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
001748 001748 00174C 00174E 001751 00175C 001760 001764 001768 001770 001778	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000	00000000 00000000 00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap
001748 001748 00174C 00174E 001751 00175C 001760 001764 001768 001770 001778 001778	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000	00000000 00000000 00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
001748 001748 00174C 00174E 00174F 00175C 001760 001764 001768 001770 001778 001778	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000 00000000	00000000 00000000 00000000 00000000	00001748	00001008	893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
001748 001748 00174C 00174E 00174F 00175C 001760 001764 001768 001770 001778 001778 001788	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000017A4 00000000 00000000 00000000 E760 8E98	00000000 00000000 00000000 00000000	00001748	00001098	893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16 910+	DS USING DC	*, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF V22, V1FUDGE	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap
001748 001748 00174C 00174E 00174F 00175C 001760 001764 001768 001770 001778 001778 001788	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000 00000000 E760 8E98 E760 4000	00000000 00000000 00000000 00000000	00001748	00001098 00001778	893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD 0F V22, V1FUDGE V22, X' 4000'	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source)
001748 001748 00174C 00174E 00174F 001751 001750 001764 001768 001770 001778 001778 001780 001790 001790 001790	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000017A4 00000000 00000000 00000000 E760 8E98	00000000 00000000 00000000 00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16 910+ 911+ 912+ 913+	DS USING DC VC DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD 0F V22, V1FUDGE V22, X' 4000' V22, V1016 R11	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return
001748 001748 00174C 00174E 00174F 001751 00175C 001760 001768 001770 001778 001778 001778 001780 001790 001790 001790 001790 001790 001790 001792	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000 00000000 E760 8E98 E760 4000 E760 5030	00000000 00000000 00000000 00000000	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16 910+ 911+ 912+ 913+ 914+RE16	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD 0F V22, V1FUDGE V22, X' 4000' V22, V1016 R11 0F	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output
001748 001748 001748 00174C 00174E 00174F 001751 00175C 001760 001764 001768 001770 001778 001778 001780 001790 001790 001790 001790 001796 001796	0010 00 4000 E5C7C2D4 000017B4 000017C4 00000017A4 00000000 00000000 00000000 E760 8E98 E760 4000 E760 5030 07FB	00000000 00000000 00000000 00000000 0806 0844 080E	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16 910+ 911+ 912+ 913+ 914+RE16 915+	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD 0F V22, V1FUDGE V22, X' 4000' V22, V1016 R11 OF R5	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return xl16 expected result
001748 001748 00174C 00174E 00174F 001751 00175C 001760 001768 001770 001778 001778 001778 001780 001790 001790 001790 001790 001790 001790 001792	0010 00 4000 E5C7C2D4 000017B4 000017C4 0000010 000017A4 00000000 00000000 00000000 E760 8E98 E760 4000 E760 5030	00000000 00000000 00000000 00000000 0806 0844 080E	00001748		893 894+ 895+ 896+T16 897+ 898+ 899+ 900+ 901+ 902+ 903+ 904+REA16 905+ 906+V1016 907+ 908+* 909+X16 910+ 911+ 912+ 913+ 914+RE16	DS USING DC	0FD *, R5 A(X16) H' 16' X' 00' XL2' 4000' CL8' VGBM A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD 0F V22, V1FUDGE V22, X' 4000' V22, V1016 R11 OF R5	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return

Dec OBJECT CODE ADDR1 ADDR2 STAT STATE S	ASMA Ver.	0. 7. 0 zvector- e7- 0	7- VGBM					25 Feb 2025 14: 05: 28 Page 22
00001788 00001789 00001789 00001789 00001789 00001789 00001789 00001780 000001780 00001780 000000000 00000000 00000000 000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001788 00001789 00001789 00001789 00001789 00001789 00001789 00001780 000001780 00001780 000000000 00000000 00000000 000000					918	VRT A	VCRM 8000	
00001788 00001800 00001800 00001800 00001800 00001800 00001800 00001800 00001800 00001800 00001800 000001800 000001800 000001800 000001800 000000000 0000000000	000017B8							
0000178E 0000178E 0000178E 0000178E 00000000 00000000 00000000 000000			000017B8					base for test data and test routine
000017EC 0011 000017EC 0011 000017EC 000000000 00000000 00000000 000000		00001800						
0000178F 0000 924+	000017BC	0011			922+		H' 17'	test number
000017C1 \$5C7C214 404040 925+ DC CL8 VCBM instruction name 00001740 926+ DC A(RE171-52) address of v2 source 00001740 928+ DC A(RE171-52) address of v2 source 00001740 928+ DC A(RE171-52) address of v2 source 00001784 928-REA17 DC A(RE171-52) address of v2 source 00001784 00001814 928-REA17 DC A(RE171-52) address of v2 source 00001780 00000000 00000000 00000000 000000								
0000177C 00001824 926+								
00001710 00001834 927+								
00001718 00000110 0000110 929+REAI7 DC A(1E) result length 00001780 00001814 929+REAI7 DC A(1E) result address 929+REAI7 DC PC PC PC PC PC PC PC								
00001788 000001814 00000000 00000000 931+11017 DS XL16 X								
00001775 00000000 00000000 931+ 11017 DS XI.16 VI output								
000017EB 00000000 00000000 931+V1017 DS XL16 V1 output								
000017F0 00000000 00000000								gap V1 outnut
00001800					331+V1017	טט	ALIO	vi output
933+* 933+* 933+* 933+* 1					932+	DS	FD	gan
00001800 00001800 E760 8E98 0866 0000189 935+ VI. VZ2.VIFUDGE 00001806 E760 8000 0844 936+ VGM VZ2.VIFUDGE 938+ RR RI1 return 938+ RR RI1 return 939-RET DC 0F x116 expected result 940+ DR0P R5 941 DC XL16* FF000000 00000000 00000000 00000000 000000	00001710	0000000 0000000				DO	10	Sup
00001806 F768 8E98 0806 00001098 935+ VL V22, V1FIDGE 936+ VCM V22, V1FIDGE P1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	00001800					DS	0F	
00001806 E760 8000 0844 936+ VGBM V22, V1017 save v1 output 00001802 6765 5030 080E 937+ VST V22, V1017 save v1 output 00001814 900-1814 940+ PRIT DC DROP R5 00001814 940+ PRIT DC XL16* FF000000 00000000 00000000 0001816 00000000 941 DROP R5 00001828 00001828 942 P43 VRI VCBM FFFF 00001828 00001870 945+ USING* R5 Base for test data and test routine 00001820 0001870 946+TIS DC WI PIFFF BC F18 0000182F 000182F 948+ DC DC WI PIFFF 12 BC 0000182F 000182F 950+ DC CLS* VGBM instruction name BC 0000182F 0001831 950+ DC CLS* VGBM instruction name BC 00001831 00001834 952+ DC A(RE18+32) addre		E760 8E98 0806		00001098				
0000181C 07FB 07FB 938								test instruction (dest is a source)
00001814 00001814 FROODOO 0000000 0000000 0000000 0000000	0000180C	E760 5030 080E		000017E8	937+	VST	V22, V1017	
00001814 FF000000 00000000		07FB						
O000181C O000000 O0000000 O00000000								xl16 expected result
0000181C 0000000 00000000 00000000 000000								
942 943 VRI_A VGBM FFFF					941	DC	XL16' FF000000 000	00000 00000000 00000000' expected mask
943	0000181C	00000000 00000000			0.40			
00001828						T/DT A	VCDM EEEE	
00001828 00001870 946+T18 DC A(X18) address of test data and test routine 0000182C 00012 946+T18 DC A(X18) address of test routine 0000182F 00 948+ DC X' 00' 0000182F FFFF 949+ DC X' 20' 0000183C 0000184 950+ DC CL8' VGBM instruction name 00001840 0000184 951+ DC A(RE18+16) address of v2 source 00001840 00001884 953+ DC A(RE18+32) address of v3 source 00001840 00001884 953+REA18 DC A(RE18) result length 00001850 0000000 955+ DS FD gap 00001850 00000000 955+ DS FD gap 00001860 00000000 957+ DS FD gap 00001870 950 959+X18 DS FF test instruction (dest is a source) 00001870 E760	00001999							
00001828 00001870 946+T18 DC A(X18) address of test routine 0000182E 0012 947+ DC H'18' test number 0000182E 00 948+ DC X'00' 00001831 E5C7C2P4 40404040 950+ DC CL8' VGBM instruction name 00001831 E5C7C2P4 40404040 951+ DC A(RE18+16) address of v2 source 00001840 00001884 952+ DC A(RE18+32) address of v3 source 00001844 00001844 953+ DC A(RE18) result length 0001850 00000000 90000000 955+ DS FD gap 00001850 00000000 00000000 956+V1018 DS X1.16 V1 output 00001870 959+X18 DS FD gap 00001870 E760 8E98 0806 00001098 960+ VL V22, V1FUDGE 00001870 E760 5030 080E 963+ BR RI <td< td=""><td></td><td></td><td>00001828</td><td></td><td></td><td></td><td></td><td>hase for test data and test routine</td></td<>			00001828					hase for test data and test routine
0000182C 0012 947+ DC H*18* test number 0000182F FFFF 948+ DC X' 00' 0000182F FFFF 949+ DC XL2' FFFF* i 2 0000183C 00001894 950+ DC CL8' VGBM i nstruction name 00001840 00001844 951+ DC A(RE18+16) address of v2 source 00001840 0000010 953+ DC A(RE18-32) address of v3 source 00001850 000001884 952+ DC A(RE18) result length 00001850 00000000 00000000 955+ DS FD gap 00001850 00000000 00000000 956+V1018 DS XL16 V1 output 00001870 00001870 959+X18 DS FD gap 00001870 E760 8E98 0806 000189 960+ VL V22, V1FUDGE test instruction (dest is a source) 00001870 E760 5030 080E 961+ VGBM V22, V1FUDG		00001870	00001020					
000182E 00 948+ DC X' 00' 0000182F FFFF 949+ DC XL2' FFFF' i2 00001831 E5C7C2D4 40404040 950+ DC CL8' VGBM instruction name 00001840 00001894 951+ DC A(RE18+16) address of v2 source 00001840 00001844 952+ DC A(RE18+32) address of v3 source 00001840 00001844 00001850 A(RE18+32) address of v3 source 00001850 00000000 953+ DC A(RE18+32) address of v3 source 00001850 00001850 00001850 P54+REA18 DC A(RE18) result address 00001850 00000000 955+ DS FD gap 00001860 00000000 956+V1018 DS XL16 V1 output 00001870 F760 8E98 8066 0000188 960+ VL V22, V1FUDGE 00001872 E760 F50 5030 88E								
0000182F FFFF 949+ DC XL2' FFFF' i 2 0000183C 00001894 950+ DC CL8' VGBM instruction name 00001840 00001844 00001844 951+ DC A(RE18+32) address of v2 source 00001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 000001844 00000000 953+ DC A(RE18+32) address of v3 source 00001850 000001848 00000000 954+REA18 DC A(RE18+32) result length 00001860 00000000 955+ DS FD gap 00001860 00000000 956+V1018 DS XL16 V1 output 00001870 959+X18 DS FD gap 00001870 F60 8E98 8086 0000188 960+ VL V22, V1FUDGE V22, V1FUDGE V22, V1FUDGE <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
00001831 E5C7C2D4 40404040 950+ DC CL8' VGBM instruction name 0000183C 00001894 951+ DC A(RE18+16) address of v2 source 00001840 00001844 952+ DC A(RE18+32) address of v3 source 00001844 0000010 953+ DC A(RE18) result length 00001850 0000000 0000000 955+ DS FD gap 00001858 0000000 0000000 956+V1018 DS XL16 V1 output 00001860 0000000 0000000 957+ DS FD gap 00001870 E760 8E98 0806 0001098 960+ VL V22, V1FUDGE 00001870 E760 55030 080E 961+ VGBM V22, V1FUDGE test instruction (dest is a source) 00001882 07FB 963+ BR R11 return 00001884 965+ PROP R5 00001884 FFFFFFFF FFFFF								i 2
00001840 00001844 0000010 952+ DC A(RE18+32) address of v3 source 00001844 0000010 953+ DC A(16) result length 00001850 0000000 0000000 955+ DS FD gap 00001858 0000000 0000000 956+V1018 DS XL16 V1 output 00001860 0000000 0000000 957+ DS FD gap 00001870 259+X18 DS FD gap 00001870 2760 8E98 0806 0001098 960+ VL V22, V1FUDGE 00001870 2760 5030 080E 00001884 962+ VST V22, V1018 save v1 output 00001884 00001884 FFFFFFF BR R11 return 00001884 FFFFFFFF 966+ DC XL16' FFFFFFFF FFFFFFFF FFFFFFF expected mask		E5C7C2D4 40404040				DC		instruction name
00001844 00000010 953+ DC A(16) result length 00001848 00001884 954+REA18 DC A(RE18) result address 00001850 0000000 0000000 955+ DS FD gap 00001860 0000000 0000000 956+V1018 DS XL16 V1 output 00001868 0000000 0000000 957+ DS FD gap 00001870 E760 8E98 0806 0001098 960+ VL V22, V1FUDGE 00001870 E760 5594 961+ VGBM V22, X'FFFF' test instruction (dest is a source) 00001870 E760 5030 080E 00001888 962+ VST V22, V1018 save v1 output 00001882 07FB 963+ BR R11 return 00001884 965+ DROP R5 00001884 FFFFFFFF FFFFFFFFF P66 DC XL16' FFFFFFFF FFFFFFFFF expected mask	0000183C	00001894			951+		A(RE18+16)	address of v2 source
00001848 00001884 954+REA18 DC A(RE18) result address 00001850 00000000 00000000 955+ DS FD gap 00001860 00000000 00000000 956+V1018 DS XL16 V1 output 00001860 00000000 957+ DS FD gap 00001870 958+* DS FD gap 00001870 E760 8E98 0806 00001098 960+ VL V22, V1FUDGE 00001870 E760 5030 080E 961+ VGBM V22, X' FFFF' test instruction (dest is a source) 00001870 E760 5030 080E 962+ VST V22, V1018 save v1 output 00001882 07FB 963+ BR R11 return 00001884 965+ DROP R5 00001884 FFFFFFFF FFFFFFFFF FFFFFFFFFF FFFFFFFFF expected mask								
00001850 00000000 00000000 955+ DS FD gap 00001860 00000000 00000000 00000000 00000000 00000000 00001868 00000000 00000000 957+ DS FD gap 00001870 558+* 959+X18 DS 0F 00001870								
00001858 00000000 00000000 956+V1018 DS XL16 V1 output 00001860 00000000 00000000 957+ DS FD gap 00001870 958+* 959+X18 DS 0F 00001870 E760 8E98 0806 0001098 960+ VL V22, V1FUDGE 00001876 E760 FFFF 0844 961+ VGBM V22, X' FFFF' test instruction (dest is a source) 00001882 07FB 963+ BR R11 return 00001884 964+RE18 DC 0F xl16 expected result 00001884 FFFFFFFF FFFFFFFF 966 DC XL16' FFFFFFF FFFFFFFF expected mask								
00001860 00000000 00000000 957+ DS FD gap 00001870 958+* 959+X18 DS 0F 00001870 E760 8E98 0806 00001098 960+ VL V22, V1FUDGE 00001876 E760 FFFF 0844 961+ VGBM V22, X' FFFF' test instruction (dest is a source) 0000187C E760 5030 080E 00001858 962+ VST V22, V1018 save v1 output 00001882 07FB 963+ BR R11 return 00001884 964+RE18 DC 0F xl 16 expected result 00001884 965+ DROP R5 00001884 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF								gap
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					956+11018	סת	XL16	vi output
958+* 00001870					057	DC	ED	can
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001908					אס	ΓV	gap
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	00001870					DS	OF	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		E760 8E98 0806		00001098				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				50001000				test instruction (dest is a source)
00001882 07FB 963+ BR R11 return 00001884 964+RE18 DC 0F x116 expected result 00001884 965+ DROP R5 00001884 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF				00001858				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						BR		return
00001884 965+ DROP R5 00001884 FFFFFFF FFFFFFFF FFFFFFFF 966 DC XL16' FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFF								xl16 expected result
								-
0000188C FFFFFFFF FFFFFFF					966	DC	XL16' FFFFFFF FFF	FFFFF FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFF
	0000188C	FFFFFFF FFFFFFF						

1020		ctor-e7-07-VGBM					25 Feb 2025 14: 05: 28 Page
1021	LOC OBJECT O	CODE ADDR1	ADDR2	STMI			
101978					VDT A	VODW 1010	
01978 000019C0 1024-721 DC A(X21) address of test data and test routine 01970 01971 0105 1024-721 DC A(X21) address of test routine 01971	0001070						
01978 00019C0		00001070					have Construct data and tract months
0197E 00 1097E 00 1028+ DC		00001978					
0197F 187 18							
0197F 1818							test number
01981							
01986 000019F4 1029+ DC A (RE21-16) address of v2 source 01990 0000010 0000010 1031+ DC A (RE21-36) address of v3 source 01994 0000010 0000000 1031+ DC A (RE21-36) address of v3 source 01990 0000000 00000000 1032-REA21 DC A (RE21-36) address of v3 source 01990 0000000 00000000 1035+ DC A (RE21-36) address of v3 source 01990 00000000 00000000 1035+ DC A (RE21-36) address of v3 source 01990 00000000 00000000 00000000 000000						XL2' 1818'	
01999		1404040					
0000010	000198C 000019E4					A(RE21+16)	
01998							
01940 00000000 00000000 1033+ DS FD gap 0000000 1034+V1021 DS X1.16 V1 V1 V1 V1 V1 V1 V1							
101948							result address
10198							gap
101988 0000000 00000000 1036+* 1036+* 1036+* 1037+X21 105 1037+X21 1037+X11 1037+X11				1034+V1021	DS	XL16	V1 output
1036+ 1037+x21 DS OF	00019B0 00000000 00)000000					•
1036+7	0019B8 00000000 00	000000		1035+	DS	FD	gap
019C6 F760 8189 806 00001098 1039+ VI. V22. V1FUDGE 1039+ VI. V25. V1FUDGE 1039+ VI. V26M V22. V1818 test instruction (dest is a source) 1041+ BR R11 return return 1041+ BR R11 return return 1042+RE21 DC OF x116 expected result 1043+ DC X1.6 00000FF F700000 000000FF F700000 000000 000000 000000 000000				1036+*			
019C6 F760 8E89 806 00001098 1038+ VI. V22, V1FUDGE 1039+ VGBM V22, V1FUDGE 1039+ VGBM V22, V1818 test instruction (dest is a source) 1041+ BR R11 return 1041+ BR R11 return 1041+ BR R11 return 1041+ R1 R1 R1 R1 R1 R1 R1	00019C0			1037+X21	DS	OF	
10196E 760 1818 0844 1039+ VCBM V22, X' 1818 test instruction (dest is a source) 1019C 768 1041+ 104	0019C0 E760 8E98 ()806	00001098			V22, V1FUDGE	
01902 OTFE						V22, X' 1818'	test instruction (dest is a source)
1041+			000019A8	1040+	VST	V22, V1021	·
1042 1043 1044 1044 1045							
1043							
019DC 00000FF FF000000							milo empercou resure
1045		300000					00000 000000FF FF000000' expected mask
1046				1011	DU	ALIO OCCOUNT TIO	oooo ooooo ii ii ooooo capeeeed mask
1046	outobe outout in	00000		1045			
1019E8					VRT A	VCRM 0330	
019E8	nn19FQ						
019E8 00001A30 1049+T22 DC A(X22) address of test routine 10519E 00 1051+ DC X' 00' 1053+ DC X12' 0330' 12 1051+ DC X12' 0330' DC X12' 0330' DC DC X12' 0330' DC DC X12' 0330' DC DC DC DC DC DC DC D					טט	UI'D	
1019EC 0016		000010FQ			HIST NC	* D5	hase for test data and test routine
1019EE 00	00019E8	000019E8		1048+			
1019FF 0330	00019E8 00019E8 00001A30	000019E8		1048+ 1049+T22	DC	A(X22)	address of test routine
0.019F1 E5C7C2D4 40404040 1053+ DC CL8'VGBM instruction name 1059F DC A(RE22+16) address of v2 source 10504 DC A(RE22+32) address of v3 source 10504 DC A(RE22) result length 10507+REA22 DC A(RE22) RESUlt address 10504 DC A(RE22) RESUlt address 10504 DC A(RE22) DC A(RE22) RESUlt address 10504 DC A(RE22) DC A(RE22) DC A(RE22) RESUlt address 10504 DC A(RE22) DC DC A(RE22) DC DC A(RE22) DC DC DC DC A(RE22) DC DC DC DC DC DC DC D	00019E8 00019E8 00001A30 00019EC 0016	000019E8		1048+ 1049+T22 1050+	DC DC	A(X22) H' 22'	address of test routine
0019FC 00001A54	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00	000019E8		1048+ 1049+T22 1050+ 1051+	DC DC DC	A(X22) H' 22' X' 00'	address of test routine test number
01A00 00001A64 1055+	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330			1048+ 1049+T22 1050+ 1051+ 1052+	DC DC DC DC	A(X22) H' 22' X' 00' XL2' 0330'	address of test routine test number
101A04 00000010 1056+	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40			1048+ 1049+T22 1050+ 1051+ 1052+ 1053+	DC DC DC DC DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM	address of test routine test number i 2 instruction name
01A08	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40			1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+	DC DC DC DC DC DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16)	address of test routine test number i 2 instruction name address of v2 source
001A10 00000000 00000000	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64			1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+	DC DC DC DC DC DC DC DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32)	address of test routine test number i 2 instruction name address of v2 source address of v3 source
01A18	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64			1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+	DC DC DC DC DC DC DC DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16)	address of test routine test number i 2 instruction name address of v2 source address of v3 source result length
01A20	0019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64 0001A04 00000010 0001A08 00001A44	0404040		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22	DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22)	i2 instruction name address of v2 source address of v3 source result length result address
1061+8	00019E8 00019E8 00001A30 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64 0001A04 00000010 0001A08 00001A44 0001A10 00000000 00	0404040 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+	DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD	i2 instruction name address of v2 source address of v3 source result length result address
1061+* 1062+X22 DS 0F 101A30 E760 8E98 0806 00001098 1063+ VL V22, V1FUDGE 101A36 E760 0330 0844 1064+ VGBM V22, X'0330' test instruction (dest is a source) 101A3C E760 5030 080E 00001A18 1065+ VST V22, V1022 save v1 output 101A42 07FB 1066+ BR R11 return 101A44 1067+RE22 DC 0F xl16 expected result 101A44 00000000 0000FFFF 00000000 101A44 0000FFFF 00000000 0000FFFF 000000000 0000FFFF 000000	0019E8 0019E8 00001A30 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A04 000001A64 001A08 00001A44 001A10 00000000 00 001A18 00000000 00	0404040 0000000 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+	DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD	i2 instruction name address of v2 source address of v3 source result length result address
1061+* 1062+X22 DS	0019E8 0019E8 00001A30 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 00000010 001A10 00000000 00 001A18 00000000 00 001A20 00000000 00	0404040 0000000 0000000 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022	DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16	i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
001A30 E760 8E98 0806	0019E8 00019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 0000010 001A08 0001A44 001A10 00000000 00 001A18 00000000 00 001A20 00000000 00	0404040 0000000 0000000 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022	DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16	i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
01A36 E760 0330 0844	0019E8 00019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 0000010 001A08 0001A44 001A10 00000000 00 001A20 00000000 00 001A28 00000000 00	0404040 0000000 0000000 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+*	DC D	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD	i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
001A3C E760 5030 080E 00001A18 1065+ VST V22, V1022 save v1 output 1061A42 07FB 1066+ BR R11 return 1067+RE22 DC 0F xl 16 expected result 1068+ DROP R5 1069 DC XL16' 00000000 0000FFFF 00000000' expected mask 001A4C 0000FFFF 00000000 1070	0019E8 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 0000010 001A08 0001A44 001A10 00000000 00 001A20 00000000 00 001A20 00000000 00 001A30	0404040 0000000 0000000 0000000 0000000		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22	DC D	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF	i2 instruction name address of v2 source address of v3 source result length result address gap V1 output
01A42 07FB 1066+ BR R11 return 01A44 1067+RE22 DC 0F xl 16 expected result 01A44 1068+ DROP R5 01A44 00000000 0000FFFF 00000000 0000FFFF 00000000' expected mask 01A4C 0000FFFF 00000000 0000FFFF 00000000 0000FFFF 00000000' expected mask	0019E8 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 00000010 001A08 0001A44 001A10 00000000 001A20 00000000 001A28 00000000 001A30 E760 8E98 0	0404040 0000000 0000000 0000000 0000000	00001098	1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+	DC D	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE	address of test routine test number i 2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap
001A42 07FB 1066+ BR R11 return 001A44 1067+RE22 DC 0F xl 16 expected result 001A44 1068+ DROP R5 001A44 00000000 0000FFFF 000000000 expected mask 001A4C 0000FFFF 000000000 0000FFFF 000000000 1070 1070 1070 1070	0019E8 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A04 000001A64 001A08 00001A44 001A10 00000000 00 001A20 00000000 00 001A28 00000000 00 001A30 E760 8E98 001A36 E760 0330	0404040 0000000 0000000 0000000 0000000 0806 0844		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+	DC D	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330'	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source)
001A44 1067+RE22 DC 0F xl 16 expected result 001A44 1068+ DROP R5 001A44 00000000 0000FFFF 00000FFFF 00000000' expected mask 001A4C 0000FFFF 00000000 1070	0019E8 00019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 00000010 001A08 00001A44 001A10 00000000 00 001A20 0000000 00 001A20 0000000 00 001A30 E760 8E98 00 001A36 E760 0330 00 001A3C E760 5030	0404040 0000000 0000000 0000000 0000000 0806 0844		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+	DC V DS DS VL VGBM VST	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output
001A44	0019E8 00019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 0000010 001A08 00001A44 001A10 00000000 00 001A18 00000000 00 001A20 0000000 00 001A30 E760 8E98 00 001A3C E760 5030 00 001A3C E760 5030 00 001A42 07FB	0404040 0000000 0000000 0000000 0000000 0806 0844		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+	DC VGBM VST BR	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return
001A44 00000000 0000FFFF 00000000' expected mask 001A4C 0000FFFF 000000000 1070	0019E8 0019E8 00001A30 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A08 00001A44 001A10 00000000 00 001A18 00000000 00 001A20 00000000 00 001A30 E760 8E98 0 001A36 E760 0330 0 001A32 07FB 00	0404040 0000000 0000000 0000000 0000000 0806 0844		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+	DC VGBM VST BR	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return
001A4C 0000FFFF 00000000 1070	00019E8 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64 0001A04 00000010 0001A08 00001A44 0001A10 00000000 00 0001A20 00000000 00 0001A20 00000000 00 0001A30 E760 8E98 00 0001A3C E760 5030 00 0001A3C E760 5030 00 0001A42 07FB	0404040 0000000 0000000 0000000 0000000 0806 0844		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+ 1067+RE22	DC VGBM VST BR DC	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11 OF	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return
1070	00019E8 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64 0001A04 0000010 0001A08 00001A44 0001A10 00000000 00 0001A20 00000000 00 0001A20 00000000 00 0001A30 E760 8E98 00 0001A3C E760 5030 00 0001A44 0001A44	0404040 0000000 0000000 0000000 0000000 0806 0844 080E		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+ 1067+RE22 1068+	DC DC DC DC DC DC DC DC DC DS DS VL VGBM VST BR DC DROP	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11 OF R5	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return xl16 expected result
	00019E8 00019EC 0016 00019EE 00 00019EF 0330 00019F1 E5C7C2D4 40 00019FC 00001A54 0001A00 00001A64 0001A04 00000010 0001A08 00001A44 0001A10 00000000 00 0001A20 00000000 00 0001A20 00000000 00 0001A30 E760 8E98 00 0001A30 E760 5030 00 0001A3C E760 5030 00 0001A44 0001A44 0001A44 0001A44	0404040 0000000 0000000 0000000 0000000 0806 0844 080E		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+ 1067+RE22 1068+	DC DC DC DC DC DC DC DC DC DS DS VL VGBM VST BR DC DROP	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11 OF R5	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return xl16 expected result
TO / T VILL / VILL / VILL / VILL /	0019E8 0019EC 0016 0019EE 00 0019EF 0330 0019F1 E5C7C2D4 40 0019FC 00001A54 001A00 00001A64 001A04 00000010 001A08 0001A44 001A10 00000000 00 001A18 00000000 00 001A20 00000000 00 001A20 0000000 00 001A30 E760 8E98 00 001A3C E760 5030 00 001A42 07FB 001A44 001A44 00000000 00	0404040 0000000 0000000 0000000 0000000 0806 0844 080E		1048+ 1049+T22 1050+ 1051+ 1052+ 1053+ 1054+ 1055+ 1056+ 1057+REA22 1058+ 1059+V1022 1060+ 1061+* 1062+X22 1063+ 1064+ 1065+ 1066+ 1067+RE22 1068+ 1069	DC DC DC DC DC DC DC DC DC DS DS VL VGBM VST BR DC DROP	A(X22) H' 22' X' 00' XL2' 0330' CL8' VGBM A(RE22+16) A(RE22+32) A(16) A(RE22) FD XL16 FD OF V22, V1FUDGE V22, X' 0330' V22, V1022 R11 OF R5	address of test routine test number i2 instruction name address of v2 source address of v3 source result length result address gap V1 output gap test instruction (dest is a source) save v1 output return xl16 expected result

OFD

base for test data and test routine

USING *, R5

DS

1122+

1123 +

00001B38

00001B38

00001B38

	0. 7. 0 zvector- e7-0						25 Feb 2025 14: 05: 28 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00001B38	00001B80			1124+T25	DC	A(X25) H' 25'	address of test routine
00001B3C 00001B3E	0019 00			1125+ 1126+	DC DC	и 23 X' 00'	test number
00001B3E	1313			1120+ 1127+	DC	XL2' 1313'	i 2
00001B41	E5C7C2D4 40404040			1128+	DC	CL8' VGBM	instruction name
00001B4C	00001BA4			1129+	DC	A(RE25+16)	address of v2 source
00001B50	00001BB4			1130+	DC	A(RE25+32)	address of v3 source
00001B54 00001B58	00000010 00001B94			1131+ 1132+REA25	DC DC	A(16) A(RE25)	result length result address
00001B38	00001034			1132+REA23 1133+	DS DS	FD	gap
00001B68	0000000 00000000			1134+V1025	DS	XL16	V1 output
00001B70	0000000 00000000						•
00001B78	0000000 00000000			1135+ 1136+*	DS	FD	gap
00001B80	F700 0F00 0000		00001000	1137+X25	DS	OF	
00001B80 00001B86	E760 8E98 0806 E760 1313 0844		00001098	1138+ 1139+	VL VCRM	V22, V1FUDGE V22, X' 1313'	test instruction (dest is a source)
00001B8C	E760 1313 0844 E760 5030 080E		00001B68	1140+	VGBM	V22, X 1313 V22, V1025	save v1 output
00001B0C	07FB		JUJUI 100	1141+	BR	R11	return
00001B94				1142+RE25	DC	OF	xl16 expected result
00001B94				1143+	DROP	R5	
00001B94 00001B9C	000000FF 0000FFFF 000000FF 0000FFFF			1144	DC	XL16' 000000FF 000	OFFFF 000000FF 0000FFFF' expected mask
				1145	VDT A	VCDM 0770	
00001BA8				1146 1147+	DS DS	VGBM, 0770 OFD	
00001BA8		00001BA8		1148+	USING		base for test data and test routine
00001BA8	00001BF0	000012110		1149+T26	DC	A(X26)	address of test routine
00001BAC	001A			1150+	DC	H' 26'	test number
00001BAE	00			1151+	DC	X' 00'	• 0
00001BAF 00001BB1	0770 E5C7C2D4 40404040			1152+ 1153+	DC DC	XL2' 0770' CL8' VGBM	i2 instruction name
	00001C14			1154+	DC	A(RE26+16)	address of v2 source
00001BC0	00001C24			1155+	DC	A(RE26+32)	address of v3 source
00001BC4	0000010			1156+	DC	A(16)	result length
00001BC8	00001C04			1157+REA26	DC	A(RE26)	result address
00001BD0	00000000 00000000			1158+	DS	FD VI 16	gap V1 output
00001BD8 00001BE0	00000000 00000000 0000000 00000000			1159+V1026	DS	XL16	vi oucpuc
00001BE8	0000000 0000000			1160+ 1161+*	DS	FD	gap
00001BF0				1162+X26	DS	0F	
00001BF0	E760 8E98 0806		00001098	1163+	VL	V22, V1FUDGE	
00001BF6	E760 0770 0844		00004555	1164+		V22, X' 0770'	test instruction (dest is a source)
00001BFC	E760 5030 080E		00001BD8	1165+	VST	V22, V1026	save v1 output
00001C02 00001C04	07FB			1166+ 1167+RE26	BR DC	R11 OF	return xl16 expected result
00001C04				1168+	DROP	R5	ATTO EXPECTED TESUIT
00001C04 00001C0C	0000000 00FFFFF 00FFFFF 00000000			1169	DC		FFFFF 00FFFFFF 00000000' expected mask
				1170			
				1171		VGBM, 7007	
00001C18		00001010		1172+	DS	OFD * D5	have for took date and took
00001C18 00001C18	00001C60	00001C18		1173+ 1174+T27	USI NG DC	*, R5 A(X27)	base for test data and test routine address of test routine
00001C18	0001C00 001B			1174+127 1175+	DC DC	H' 27'	test number
00001010	ONID			11/01		11 W (COSC HUIBOI

ASMA Ver.	0. 7. 0 zvector- e7- 0	07-VGBM					25 Feb 2025 14: 05: 28 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0001C1E	00			1176+	DC	X' 00'	
0001C1F	7007			1177+	DC	XL2' 7007'	i 2
0001C21	E5C7C2D4 40404040			1178+	DC	CL8' VGBM	instruction name
0001C2C	00001C84			1179+	DC	A(RE27+16)	address of v2 source
0001C30	00001C94			1180+	DC	A(RE27+32)	address of v3 source
0001C34	0000010			1181+	DC	A(16)	result length
0001C38	00001C74			1182+REA27	DC	A(RE27)	result address
0001C40	00000000 00000000			1183+	DS	FD	gap
0001C48	0000000 00000000			1184+V1027	DS	XL16	V1 output
0001C50	00000000 00000000						
0001C58	00000000 00000000			1185+	DS	FD	gap
				1186+*			
0001C60	T700 0T00 0000		00004000	1187+X27	DS	OF	
0001C60	E760 8E98 0806		00001098	1188+	VL	V22, V1FUDGE	
0001C66	E760 7007 0844		00001640	1189+	VGBM	V22, X' 7007'	test instruction (dest is a source)
0001C6C	E760 5030 080E		00001C48	1190+	VST	V22, V1027	save v1 output
0001C72	07FB			1191+	BR	R11	return
0001C74				1192+RE27	DC	0F	xl16 expected result
0001C74	000000000000000000000000000000000000000			1193+	DROP	R5	000000 0000000 000000000000000000000000
0001C74	00FFFFFF 00000000			1194	DC	XL16 OUFFFFF OU	000000 00000000 00FFFFFF' expected mask
0001C7C	0000000 00FFFFF			1105			
				1195	T/DT A	VCDM 7171	
0001000				1196		VGBM, 7171	
0001C88		00001000		1197+	DS	OFD * DF	hase for test data and test mouting
0001C88	00001CD0	00001C88		1198+	USING		base for test data and test routine
0001C88	00001CD0			1199+T28	DC	A(X28)	address of test routine
0001C8C 0001C8E	001C 00			1200+ 1201+	DC DC	H' 28' X' 00'	test number
0001C8E	7171			1201+ 1202+	DC DC	XL2' 7171'	i 2
0001C81	E5C7C2D4 40404040			1203+	DC	CL8' VGBM	instruction name
0001C31	00001CF4			1204+	DC	A(RE28+16)	address of v2 source
0001C3C	00001D04			1205+	DC	A(RE28+32)	address of v3 source
0001CA0	00001004			1206+	DC	A(16)	result length
0001CA4	00001CE4			1207+REA28	DC	A(RE28)	result address
0001CA0	00000000 00000000			1208+	DS	FD	
0001CB8	0000000 00000000			1209+V1028	DS	XL16	gap V1 output
0001CC0	0000000 00000000			1200111020	DO	ALIO	VI oucput
0001CC8	0000000 0000000			1210+	DS	FD	gap
				1211+*			8-1
0001CD0				1212+X28	DS	OF	
0001CD0	E760 8E98 0806		00001098	1213+	VL	V22, V1FUDGE	
0001CD6	E760 7171 0844			1214+	VGBM	V22, X' 7171'	test instruction (dest is a source)
0001CDC	E760 5030 080E		00001CB8	1215+	VST	V22, V1028	save v1 output
0001CE2	07FB			1216+	BR	R11	return
0001CE4				1217+RE28	DC	0F	xl16 expected result
0001CE4				1218+	DROP	R5	-
0001CE4				1219	DC	XL16' 00FFFFF 00	0000FF 00FFFFFF 000000FF' expected mask
0001CEC	OOFFFFFF 000000FF			4000			
				1220			
00010==				1221		VGBM, 1717	
0001CF8		000015=5		1222+	DS	OFD .	
0001CF8	00001710	00001CF8		1223+	USING		base for test data and test routine
0001CF8	00001D40			1224+T29	DC	A(X29)	address of test routine
00001CFC	001D			1225+	DC	H' 29'	test number
0001CFE	00			1226+	DC	X' 00'	
0001CFF	1717			1227+	DC	XL2' 1717'	i 2

LOC STM OBJECT CODE ADDR1 ADDR2 00001D01 E5C7C2D4 40404040 1228+ CL8' VGBM DC DC A(RE29+16) 00001D0C 00001D64 1229 +00001D10 00001D74 1230+ DC A(RE29+32)00001D14 0000010 1231+ DC A(16) 1232+REA29 DC A(RE29) 00001D18 00001D54 00001D20 0000000 00000000 1233+ DS FD gap V1 output 1234+V1029 DS **XL16** 00001D28 0000000 00000000 00001D30 0000000 00000000 00001D38 0000000 00000000 1235+ DS FD gap 1236+* 00001D40 1237+X29 DS 0F VL V22, V1FUDGE VGBM V22, X' 1717' 00001D40 E760 8E98 0806 00001098 1238+ 00001D46 E760 1717 0844 1239 +00001D28 1240+ V22, V1029 00001D4C E760 5030 080E **VST** 00001D52 07FB 1241+ BR **R11** return 1242+RE29 DC 00001D54 0F 00001D54 **DROP R5** 1243+ 00001D54 00000FF OOFFFFFF 1244 DC **00001D5C 000000FF 00FFFFF** 1245 1246 1247 F' 0' 00001D64 00000000 1248 DC END OF TABLE F' 0' 00001D68 00000000 1249 DC

ASMA Ver. 0.7.0 zvector-e7-07-VGBM

ASMA Ver.	0. 7. 0 zvector-e7-	07-VGBM				25 Feb 2025 14: 05: 28 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
					Register	**************************************	
		00000000 00000001 00000002 00000003 00000005 00000006 00000007 00000008 00000009 0000000A 0000000B 0000000C 0000000D 0000000E 0000000F	00000001 00000001 00000001 00000001 000000	1297 R0 1298 R1 1299 R2 1300 R3 1301 R4 1302 R5 1303 R6 1304 R7 1305 R8 1306 R9 1307 R10 1308 R11 1309 R12 1310 R13 1311 R14 1312 R15	EQU 0 EQU 1 EQU 2 EQU 3 EQU 4 EQU 5 EQU 6 EQU 7 EQU 8 EQU 9 EQU 10 EQU 11 EQU 11 EQU 12 EQU 13 EQU 14 EQU 15		
				1314 ****** 1315 *	******** Regi ster	**************************************	
		0000000	0000001	1316 ******	********	*********************	
		0000000 0000001 0000002 0000003 0000004	00000001 00000001 00000001 00000001	1318 V0 1319 V1 1320 V2 1321 V3 1322 V4	EQU 0 EQU 1 EQU 2 EQU 3 EQU 4		
		0000004 00000005 00000006 00000007 00000008	0000001 00000001 00000001 00000001	1323 V5 1324 V6 1325 V7 1326 V8	EQU 5 EQU 6 EQU 7 EQU 8		
		00000009 0000000A 0000000B 0000000C	0000001 00000001 00000001 00000001	1327 V9 1328 V10 1329 V11 1330 V12	EQU 9 EQU 10 EQU 11 EQU 12		
		0000000D 0000000E 0000000F 00000010	0000001 00000001 00000001 00000001	1331 V13 1332 V14 1333 V15 1334 V16	EQU 13 EQU 14 EQU 15 EQU 16		
		0000011 00000012 00000013 00000014	0000001 00000001 00000001 00000001	1335 V17 1336 V18 1337 V19 1338 V20	EQU 17 EQU 18 EQU 19		
		00000014	00000001	1339 V21	EQU 20 EQU 21		

wa ver.	0. 7. 0 zvector- e7	- 07- VGBM						25 Fe	b 2025 14:	05: 28	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMI								
		00000016	00000001	1340 V22	EQU	22						
		00000017 00000018	00000001 00000001	1341 V23 1342 V24	EQU EQU	23 24						
		00000019 000001A	00000001 00000001	1343 V25 1344 V26	EQU FOU	25 26						
		000001B	0000001	1345 V27	EQU EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30 31						
		0000001C 0000001D	00000001 00000001	1346 V28 1347 V29	EQU EQU	28 29						
		000001E	00000001	1348 V30	EQU	30						
		000001F	0000001	1349 V31 1350		31						
				1351	END							

DIM VCI. U. 1. U	zvector	- e7- 07- VGBM											∠o reD	&U& 3	14: 05: 2	28 Pa	ge 3
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
EGI N	I	00000200	2	151	117	147	148	149									
TLRO	F	00000200	$\tilde{4}$	346	161	162	163	164									
ECNUM	C	00001076	16	397	260	262	268	270									
TTEST	4	00001070	72	411	210	202	200	210									
TTEST TTESTS	4 E	0000000 00001D6C		1254	203												
	r v		4			960											
DIT	X	0000104A	18	392	261	269											
NDTEST	U	00000318	1	246	208	0.40											
OJ	Ţ	00000468	4	336	196	249											
OJPSW	D	00000458	8	334	336												
AILCONT	<u>U</u>	00000308	1	236													
TAI LED	F	00001000	4	374	238	247											
'AILMSG	U	00000304	1	230	220												
AILPSW	D	00000470	8	338	340												
TAI LTEST	Ι	00000480	4	340	250												
B0001	F	00000280	8	180	184	185	187										
2	X	0000007	2	415	267												
MAGE	1	00000000	7664	0													
	U	00000400	1	358	359	360	361										
64	Ū	00010000	1	360													
B	Ŭ	00100000	<u>-</u>	361													
B G	Ĭ	000003A0	4	296	195	279											
SGCMD	Ċ	000003EE	9	326	309	310											
ISGMSG	Č	000003EE	95	327	303	324	301										
SGMVC	Ī	000003F7	6	324	307	324	301										
ISGOK	÷	000003E8		305	307 302												
SGRET	<u>†</u>		2			316											
	1 T	000003D6	4	320	313												
ISGSAVE	F	000003DC	4	323	299	320											
EXTE6	U	000002D4	1	205	223	241											
PNAME	C	00000009	8	417	265												
AGE	U	00001000	1	359													
RT3	C	00001060	18	395	261	262	263	269	270	271							
RTI 2	C	00001044	5	385	271												
RTLINE	C	00001008	16	380	387	278											
PRTLNG	U	00000042	1	387	277												
PRTNAME	C	00001033	8	383	265												
RTNUM	C	00001018	3	381	263												
.0	U	00000000	1	1297	111	161	164	184	186	187	188	193	212	213	237	238	276
					277	280	296	299	301	303	305	320					
21	U	0000001	1	1298	194	218	219	247	248	278	310	324					
210	Ŭ	0000000A	1	1307	149	158	159	- ·									
211	Ŭ	0000000H	1	1308	215	216	538	563	588	613	638	663	688	713	738	763	788
·		30000 D		1000	813	838	863	888	913	938	963	991	1016	1041	1066	1091	1116
					1141	1166	1191	1216	1241	000	000	001	1010	1041	1000	1001	1110
212	U	000000C	1	1309	203	206	222	240	1~71								
213	U	0000000C	1	1310	£U3	£00	222	~ 1 U									
.13 .14	U	0000000D 0000000E	1	1310													
			1		001	050	999	004									
215	U	000000F	Į	1312	231	256	283	284	000	070	070	000	007	000	005	000	007
22	U	00000002	1	1299	195	259	260	267	268	276	279	280	297	299	305	306	307
		0000000		4000	309	315	320	321									
3	U	00000003	1	1300													
24	U	0000004	1	1301													
25	U	00000005	1	1302	206	207	210	257	282	520	540	545	565	570	590	595	615
					620	640	645	665	670	690	695	715	720	740	745	765	770
					790	795	815	820	840	845	865	870	890	895	915	920	940
					945	965	973	993	998	1018	1023	1043	1048	1068	1073	1093	1098
					1118	1123	1143	1148	1168	1173	1193	1198	1218	1223	1243	_	

CVMDAT	TWDE	WAT ITE	I ENCTH	DEEM	DEFER	CNCT		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCE		
EA4	A	00001228	4	604				
EA5	A	00001298	4	629				
EA6	A	00001308	4	654				
EA7	A	00001378	4	679				
EA8	A	000013E8	4	704				
EA9	A	00001458	4	729				
EADDR	A	00000020	4	421	218			
EG2LOW	U	00000DD	1	364				
EG2PATT	Ų	AABBCCDD	1	363				
ELEN	A	000001C	4	420				
PTDWSAV	D	00000390	8	289	276	28		
PTERROR	Ī	00000326	4	256	231			
PTSAVE	<u>F</u>	00000388	4	286	256	28		
PTSVR5	F	0000038C	4	287	257	28		
SKL0001	U	0000004E	1	177	193	4.0		
SKT0001	C	0000022A	20	174	177	19		
SVOLDPSW	Ų	00000140	0	113	105~			
1	A	000010B8	4	521	1257			
110	A	000014A8	4	746	1266			
11	A	00001518	4	771	1267			
12	A	00001588	4	796	1268			
13	A	000015F8	4	821	1269			
14	A	00001668	4	846	1270			
115	A	000016D8	4	871	1271			
116	A	00001748	4	896	1272			
117	A	000017B8	4	921	1273			
118	A	$00001828 \\ 00001898$	4	946 974	1274 1275			
C19 C2	A	00001898		546	1273 1258			
	A	00001128	4	999	1276			
[20 [21	A	00001908	4	1024	1277			
. 21 . 22	A	00001978 000019E8	4	1024	1278			
23	A	000019E8	4	1049				
23 24	A. A	00001A38	4	1074	1279			
25	A A	00001AC8	4	1124	1281			
26	A	00001B38	4	1149	1282			
27	Δ	00001BA8	4	1174	1283			
28	Δ	00001C18 00001C88	4	1174	1284			
29	Δ	00001C88	4	1224	1285			
.23 	A	00001018	4	571	1259			
.3 .4	Ā	00001138	4	596	1260			
	A	00001200	4	621	1261			
	Ā	00001278	4	646	1262			
7	Ā	00001220	4	671	1263			
8	A	00001308	4	696	1264			
9	Ä	00001338	4	721	1265			
ESTI NG	F	00001100	$\overline{4}$	375	213			
NUM	H	00000004	$\dot{\hat{\mathbf{z}}}$	413	212	25		
SUB	Ā	00000000	4	412	215			
TABLE	F	00001D6C	$\overline{4}$	1256				
0	Ū	00000000	1	1318				
ĭ	Ŭ	00000001	ī	1319				
10	Ŭ	0000000A	ī	1328				
11	Ü	0000000B	1	1329				
12	Ŭ	0000000C	1	1330				
13	Ŭ	0000000D	1	1331				

ASMA Ver. 0.7.0				DEED	DEFEND	Napa							25 Feb	2025	14: 05:	zo Pa	ge
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
14	U	000000E	1	1332													
15	U	000000F	1	1333													
16 17	U U	$00000010 \\ 00000011$	1 1	1334 1335													
17	U	00000011	1	1336													
19	Ŭ	00000012	1	1337													
1FUDGE	X	00001098	16	404	535 860	560 885	585 910	610 935	635 960	660 988	685 1013	710 1038	735 1063	760 1088	785 1113	810 1138	835 1163
101	X	000010E8	16	531	1188 537	1213	1238										
1010	X	000010E8 000014D8	16	756	7 62												
1011	X	00001418	16	781	787												
1012	X	000015B8	16	806	812												
1013	X	00001628	16	831	837												
1014	X	00001698	16	856	862												
1015	X	00001708	16	881	887												
1016	X	00001778	16	906	912												
1017 1018	X X	000017E8 00001858	16 16	931 956	937 962												
1019	X	00001838 000018C8	16	984	990												
102	X	00001158	16	556	562												
1020	X	00001938	16	1009	1015												
1021	X	000019A8	16	1034	1040												
1022	X	00001A18	16	1059	1065												
1023	X	00001A88	16	1084	1090												
1024	X	00001AF8	16	1109	1115												
1025	X	00001B68 00001BD8	16 16	1134 1159	1140												
1026 1027	X X	00001BD8	16	1139	1165 1190												
1028	X	00001C48	16	1209	1215												
1029	X	00001028	16	1234	1240												
103	X	000011C8	16	581	587												
104	X	00001238	16	606	612												
105	X	000012A8	16	631	637												
106	X	00001318	16	656	662												
107 108	X	00001388	16	681 706	687 712												
108	X X	000013F8 00001468	16 16	700 731	737												
10UTPUT	X	00001408	16	423	219												
2	Ü	00000002	1	1320													
'20	U	0000014	1	1338													
721	U	00000015	1	1339				~ ^ -	- 4 -								
22	U	0000016	1	1340	535 636 737	536 637 760	537 660 761	560 661 762	561 662 785	562 685 786	585 686 787	586 687 810	587 710 811	610 711 812	611 712 835	612 735 836	635 736 837
					860 961	861 962	862 988	885 989	886 990	887 1013	910 1014	911 1015	912 1038	935 1039	936 1040	937 1063	960 1064
23	U	0000017	1	1341		1088 1189	1089 1190	1090 1213	1113 1214	1114 1215	1115 1238	1138 1239	1139 1240	1140	1163	1164	1165
	Ü		1														
	Ŭ		1														
26	Ũ	0000001A	ī	1344													
27	U	000001B	1	1345													
	U U	0000001C 0000001D	1 1	1346 1347													
724 725 726 727 728 729	U U U U	0000001B 0000001C	1 1 1 1 1 1	1345 1346													

) zvect REFEREN		7-VGBM										25 Feb	2025	14: 05: 28	Page	37
HECK FABLE I_A	63 483	170 1255	T 40	700	700	010	0.40	000	000	710	740	700	700	010	0.40	000	000	040
L_A	442	518 943	543 971	568 996	593 1021	618 1046	643 1071	668 1096	693 1121	718 1146	743 1171	768 1196	793 1221	818	843	868	893	918

