SMA Ver.	0. 7. 0 zvector- e7-	08-VISTR			25 Feb 2025 14:	05: 50 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
				52 *****	*****************	*****
				53 * 54 *	CCHECK Macro - Is a Facility Bit set?	
				55 *	f the facility bit is NOT set, an message is issue	ed and
				56 * 57 *	che test is skipped.	
				58 *	Scheck uses R0, R1 and R2	
				59 * 60 * eg. 61 *****	CHECK 134, 'vector-packed-decimal'	
				61 ******* 62	:*************************************	·********
				63	CHECK &BITNO, &NOTSETMSG	-
				64 · * 65 · *	&BITNO : facility bit number to ch &NOTSETMSG : 'facility name'	еск
				66 67	CLA &FBBYTE Facility bit in Byte CLA &FBBIT Facility bit within Byte	
				68	· · · · · · · · · · · · · · · · · · ·	
				69 70 &L(1)	.CLA &L(8) SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within by	vte
				71 72 &FBBYTI	SETA &BITNO/8	
				73 &FBBIT	SETA &L((&BITNO-(&FBBYTE*8))+1)	
				74 . * 75	NOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT	l'=&FBBIT'
				76 77 *	S X&SYSNDX	
				78 *	Fcheck data area skip messgae	
				79 SKT&SYS 80	K DC C' Skipping tests: ' DC C&NOTSETMSG	
				81	OC C' (bit &BITNO) is not installed.'	
				83 *	K EQU *-SKT&SYSNDX facility bits	
				84 85 FB&SYSN	OS FD gap DS 4FD	
				86	S FD gap	
				87 * 88 X&SYSNI	QU *	
				89 90	A RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 STFLE FB&SYSNDX get facility bits	
				91	3	
				92 93	KGR RO, RO C RO, FB&SYSNDX+&FBBYTE get fbit byte	
				94	RO, =F' &FBBIT' is bit set?	
				95 96 *	BNZ XC&SYSNDX	
				97 * facil 98 *	bit not set, issue message and exit	
				99	A RO, SKL&SYSNDX message length	
				100 101	A R1, SKT&SYSNDX message address BAL R2, MSG	
				102 103	в ЕОЈ	
				104 XC&SYSN	EQU *	
				105	END	

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				108 *		core PSWs	**********	
00000000		00000000 00000000	0000438F	110 ZVE 111	E7TST STAR		Low core addressability	
		00000140	00000000	112 113 SV0	LDPSW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	115 116 117	ORG DC DC	ZVE7TST+X' 1A0' X' 00000001800000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A0	0000000 00000200			117	ЪС	AD (DEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	119 120 121	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 000'	
						, ,		
000001E0		000001E0	00000200	123	ORG	ZVE7TST+X' 200'	Start of actual test program	
				128 * 129 * 130 *	*****	******************* re Mode: z/Arch	**************************************	
				131 * 132 * 133 *	R0 R1- 4	(work) (work)		
				134 * 135 * 136 *	R5 R6- R7	Testing control ta (work)	able - current test base	
				137 * 138 *	R9 R10	First base registe Second base regist Third base registe	ter er	
				139 * 140 * 141 *	R12 R13	E7TEST call returi E7TESTS register (work)	1	
				142 * 143 * 144 * 145 ***		Subroutine call Secondary Subrouti ********	ine call or work ***********************************	
00000200 00000200 00000200		00000200 00001200 00002200		147 148 149	USIN	G BEGIN, R8 G BEGIN+4096, R9 G BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000202	0580 0680 0680			151 BEG 152 153	BCTR	R8, 0 R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	155 156 157	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

EOJ

В

EQU

00000538

00000001

000002D0

196+

197+XC0001

000002CC 47F0 8338

SWA ver.	0. 7. 0 zvector- e7-	- 08- VISTR					25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				199 *****	*****	*******	**********
				200 *		Do tests in the E77	FESTS table
				201 ******	*****		**********
				202			
00002D0	58C0 836C		0000056C	203	L	R12, = $A(E7TESTS)$	get table of test addresses
				204		· · · · ·	0
		000002D4	0000001	205 NEXTE7	EQU	*	
00002D4	5850 C000		00000000	206	L	R5, 0(0, R12)	get_test_address
00002D8	1255			207	LTR	R5, R5	have a test?
00002DA	4780 8228		00000428	208	BZ	ENDTEST	done?
OOOODE		0000000		209	UCTNO	EMPECT DE	
00002DE		0000000		210 211	USING	E7TEST, R5	
00002DE	4800 5004		0000004	212	LH	RO, TNUM	save current test number
00002BE	5000 8E04		0000004	213	ST	RO, TESTING	for easy reference
00002L2	3000 OL04		00001004	214	51	NO, ILSIING	Tor easy reference
00002E6	E760 8EF8 0806		000010F8	215	VL	V22, V1FUDGE	using V22 as v1 for instruction
00002EC	58B0 5000		00000000	216	Ĺ	R11, TSUB	get address of test routine
00002F0	05BB			217		R11, R11	do test
				218		·	
00002F2	E310 500A 0076		000000A	219	LB	R1, CCMASK	(failure CC mask)
00002F8	8910 0004		00000004	220	SLL	R1, 4	(shift to BC instr CC position)
00002FC	4410 8118		00000318	221	EX	R1, TESTCC	fail if
		0000000	0000001	222	TON	*	
0000000	E210 5020 0014	00000300	00000001	223 TESTRES	T EQU		
0000300	E310 5030 0014 D50F 5040 1000	0000040	00000030 00000000	224 225	LĞF CLC	R1, READDR	get address of expected result valid?
0000300 000030C	4770 81B0	0000040	0000000 000003B0	226	BNE	V10UTPUT, O(R1) FAILMSG	no, issue failed message
0000300	4770 OIDO		ОООООЗБО	227	DNE	TATENDO	no, issue faffeu message
0000310	41C0 C004		0000004	228	LA	R12, 4(0, R12)	next test address
0000314			000002D4	229	B	NEXTE7	13.12 2000 4441 000
				230			
0000318	4700 811C		0000031C	231 TESTCC	BC	O, CCMSG	(unexpected condition code?)

ASMA Ver.	0. 7. 0 zvector-e7-	08-VISTR					25 Feb 2025 14: 05: 50 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
Loc	OBOLICI CODE	ADDIVI	IIDDIC				

				235	* cc was not a	15	********
		0000031C	0000001	236	CCMSG EQU	*	
				~01	*		
				238 239	* is CS set by	y test?	
0000031C	E310 5008 0076		8000000	240	LB	R1, M5	Get M5
00000322	E310 8360 0080		00000560	241	NG	R1, =D'1'	issolate CS
00000328	4780 8100		00000300	242	BZ	TESTREST	not set?
				243 244		from extracted PSW	
				244 245		Tom extracted rsw	
0000032C	5810 500C		000000C	246	L	R1, CCPSW	
00000330	8810 000C		000000C	247	SRL	R1, 12	
00000334	5410 8370		00000570	248	N STC	R1, =XL4' 3'	G0210 00
00000338	4210 5014		00000014	249 250		R1, CCFOUND	save cc
					* FILL IN MESS	SAGE	
				252			
0000033C	4820 5004		00000004	253	LH	R2, TNUM	get test number and convert
00000340 00000344	4E20 8ED6 D211 8EC0 8EAA	000010C0	000010D6 000010AA	254 255	CVD MVC	R2, DECNUM PRT3, EDIT	
0000034A	DE11 8ECO 8ED6	000010C0	000010hh	256	ED	PRT3, DECNUM	
00000350	D202 8E65 8ECD	00001065	000010CD	257	MVC	CCPRTNUM(3), PRT3+13	fill in message with test #
00000256	D007 0F00 5015	00001000	00000015	258	MIC	CCDDTNAME ODNAME	Cill in manage with implement on
00000356	D207 8E82 5015	00001082	00000015	259 260	MVC	CCPRTNAME, OPNAME	fill in message with instruction
0000035C	B982 0022			261	XGR	R2, R2	get CC as U8
00000360	4320 5009		00000009	262	IC	R2, CC	
00000364	4E20 8ED6	00001000	000010D6	263	CVD	R2, DECNUM	and convert
00000368 0000036E	D211 8ECO 8EAA DE11 8ECO 8ED6	000010C0 000010C0	000010AA 000010D6	264 265	MVC ED	PRT3, EDIT PRT3, DECNUM	
	D200 8E98 8ECF	00001000	000010D0	266	MVC	CCPRTEXP(1), PRT3+15	fill in message with CC field
				267			
0000037A	B982 0022		00000014	268	XGR	R2, R2	get CCFOUND as U8
0000037E 00000382	4320 5014 4E20 8ED6		00000014 000010D6	269 270	I C CVD	R2, CCFOUND R2, DECNUM	and convert
00000386	D211 8ECO 8EAA	000010C0	000010D0	271	MVC	PRT3, EDIT	and convert
0000038C	DE11 8ECO 8ED6	000010C0	000010D6	272	ED	PRT3, DECNUM	
00000392	D200 8EA8 8ECF	000010A8	000010CF	273	MVC	CCPRTGOT(1), PRT3+15	fill in message with ccfound
00000398	4100 0055		00000055	274 275	LA	RO, CCPRTLNG	message length
0000039C	4110 8E55		00000055	276	LA	R1, CCPRTLINE	message rength messagfe address
000003A0	45F0 8236		00000436	277	BAL	R15, RPTERROR	g
00000044	5000 0074		00000574	278	•	DO EL11	and Callad Arad Indi
000003A4 000003A8	5800 8374 5000 8E00		00000574 00001000	279 280	L ST	RO, =F' 1' RO, FAILED	set failed test indicator
UUUUJAO	JUUU OEUU		00001000	281	31	IV, FALLED	
000003AC	47F0 8100		00000300	282	В	TESTREST	
				283			

ASMA Ver.	0. 7. 0 zvector- e7-	- 08- VI STR					25 Feb 2025 14: 05: 50 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				285 *****	******		**********
						s expected:	
				287 *	i ssue	e message with test n	number, instruction under test
				288 * 289 *****	*****	and instruction MB, ************************************	M5 ************************************
		000003B0	0000001	290 FAILMS	G EQU	*	
000003B0	4820 5004		00000004	291	LĤ	R2, TNUM	get test number and convert
000003B4	4E20 8ED6		000010D6	292	CVD	R2, DECNUM	
000003B8	D211 8ECO 8EAA	000010C0	000010AA	293	MVC	PRT3, EDIT	
000003BE	DE11 8ECO 8ED6	000010C0	000010D6	294	ED	PRT3, DECNUM	
000003C4	D202 8E18 8ECD	00001018	000010CD	295 296	MVC	PRTNUM(3), PRT3+13	fill in message with test #
000003CA	D207 8E33 5015	00001033	00000015	290 297	MVC	PRTNAME, OPNAME	fill in message with instruction
				298		·	ŭ
000003D0 000003D4	B982 0022 4320 5007		0000007	299 300	XGR I C	R2, R2	get MB as U8
000003D4	4520 5007 4E20 8ED6		00000007 000010D6	301	CVD	R2, M3 R2, DECNUM	and convert
000003D8	D211 8ECO 8EAA	000010C0	000010D0	302	MVC	PRT3, EDIT	and convert
000003E2	DE11 8ECO 8ED6	000010C0 000010C0	000010AA	303	ED	PRT3, DECNUM	
000003E8	D202 8E44 8ECD	00001000	000010E0	304	MVC	PRTM3(3), PRT3+13	fill in message with MB field
CCCCCCEC	DECE CELL CECE	00001011	00001002	305	1111	111112 (0), 11110 / 10	TITI III Message with Me IItela
000003EE	B982 0022			306	XGR	R2, R2	get M5 as U8
000003F2	4320 5008		8000000	307	IC	R2, M5	
000003F6	4E20 8ED6		000010D6	308	CVD	R2, DECNUM	and convert
000003FA	D211 8ECO 8EAA	000010C0	000010AA	309	MVC	PRT3, EDIT	
00000400	DE11 8ECO 8ED6	000010C0	000010D6	310	ED	PRT3, DECNUM	0.11
00000406	D202 8E51 8ECD	00001051	000010CD	311 312	MVC	PRTM5(3), PRT3+13	fill in message with M5 field
0000040C	4100 004D		000004D	313	LA	RO, PRTLNG	message length
00000410	4110 8E08		00001008	314	LA	R1, PRTLINE	messagfe address
00000414	45F0 8236		00000436	315	BAL	R15, RPTERROR	
				217 *****	******	*******	**********
						er a failed test	
						********	**********
		00000418	0000001	320 FAILCO	NT EQU	*	
00000418	5800 8374		00000574	321	L	RO, =F'1'	set failed test indicator
0000041C	5000 8E00		00001000	322	ST	RO, FAILED	
00000100	44.00 .0004		0000000	323	- 4	P40 4/0 P40`	
00000420			00000004	324	LA	R12, 4(0, R12)	next test address
00000424	47F0 80D4		000002D4	325	В	NEXTE7	
				ህህኋ	****	. ችችችችችችችች 1	**********
				327 ***** 328 * end	of testi		· · · · · · · · · · · · · · · · · · ·
				329 *****	*****	ng; set ending psw ***************	**********
		00000428	0000001	330 ENDTES	T EQU	*	
00000428	5810 8E00		00001000	331	L	R1, FAILED	did a test fail?
0000042C	1211		00000	332	LTR	R1, R1	
0000042E	4780 8338		00000538	333	BZ	EOJ	No, exit
00000432	47F0 8350		00000550	334	В	FAI LTEST	Yes, exit with BAD PSW

ASMA Ver.	0. 7. 0 zvector- e7- 08	B- VI STR					25 Feb 2025 14:05:50 Page	8
LOC	OBJECT CODE	ADDR1 ADDI	2 STMI	1				
			337 338 339	*	****** RPTERI *****	ROR Report RO R1	************ instruction test in error = MESSGAE LENGTH = ADDRESS OF MESSAGE ***********************************	
00000436 0000043A	50F0 8254 5050 8258	00000	0 458 343 344	*	ST	R15, RPTSAVE R5, RPTSVR5	Save return address Save R5	
0000043E 00000442 00000446	9002 8260 4520 8270 9802 8260	00000 00000 00000	1470 348	* '	STM BAL LM	RO, R2, RPTDWSAV R2, MSG R0, R2, RPTDWSAV	save regs used by MSG call Hercules console MSG display restore regs	
0000044A 0000044E 00000452	5850 8258 58F0 8254 07FF	00000			L L BR	R5, RPTSVR5 R15, RPTSAVE R15	Restore R5 Restore return address Return to caller	
00000454 00000458	00000000		356		DC DC	F' 0' F' 0'	R15 save area R5 save area	
00000460	00000000 00000000		358	RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call	
			361 362		******* Issue *****	HERCULES MESSAGE p R2 = return addres	**************************************	
00000470 00000474	4900 8378 07D2	00000	0578 365 366	MSG	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore	
00000476	9002 82AC	00000	04AC 368	}	STM	RO, R2, MSGSAVE	Save registers	
0000047A 0000047E 00000482	4900 837A 47D0 8286 4100 005F	00000 00000 00000	1486 371		CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum	
00000486 00000488 0000048A	1820 0620 4420 82B8	00000	375		LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer	
0000048E 00000492	4120 200A 4110 82BE	00000 00000			LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command	
00000496 0000049A	83120008 4780 82A6	00000	381 382 383	,	DC BZ	X' 83' , X' 12' , X' 0008 MSGRET	Issue Hercules Diagnose X'008' Return if successful	
0000049E 000004A0	1222 4780 82A6	00000	384 385 386	:	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue	
000004A4	0000		387		DC	Н' О'	CRASH for debugging purposes	
000004A6	9802 82AC	00000	04AC 389	MSGRET	LM	RO, R2, MSGSAVE	Restore registers	

SMA Ver.	0. 7. 0 zvector-e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004AA	07F2			390	BR	R2	Return to caller
00004AC 00004B8	00000000 00000000 D200 82C7 1000	000004C7	0000000	392 MSGSAVE 393 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
00004B0	D200 02C7 1000	00000407	0000000	333 WDGWVC	WWC	MBUMBU(U), U(RI)	Executed Theory
00004BE 00004C7	D4E2C7D5 D6C8405C 40404040 40404040			395 MSGCMD 396 MSGMSG 397	DC DC	C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-0	08-VISTR						25 Feb 2025 14: 05: 50 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				399 400 401	****** * ******	****** Normal *****		**************************************
00000528	00020001 80000000			403	EOJPSW	DC	OD' O' , X' 000200018000	00000', AD(0)
00000538	B2B2 8328		00000528	405	ЕОЈ	LPSWE	EOJPSW	Normal completion
00000540	00020001 80000000			407	FAILPSW	DC	OD' O' , X' 000200018000	00000', AD(X'BAD')
00000550	B2B2 8340		00000540	409	FAILTEST	LPSWE	FAILPSW	Abnormal termination
				411 412 413	****** * *****			**************************************
00000554 00000558	00000000 00000000			415 416	CTLRO	DS DS	F F	CRO
	00000000 00000001 00000040			418 419 420		LTORG	, =D' 1' =F' 64'	Literals pool
0000056C 00000570 00000574	00004254 00000003 00000001			421 422 423			=A(E7TESTS) =XL4'3' =F'1'	
00000578 0000057A				424 425 426			=H' 0' =AL2(L' MSGMSG)	
				427 428			constants	
		00000400 00001000 00010000 00100000	0000001 0000001 0000001 0000001	429 430 431 432	PAGE K64	EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0. 7. 0 zvector-e7-	08-VISTR			25 Feb 2025	5 14: 05: 50 Page 12
LOC	OBJECT CODE	ADDR1 ADDR2	STMI			
	020201 0022			ale		
			484 ****** 485 *		**************************************	*****
			486 *****	*********	***************	******
000010AA	40212020 20202020		487 EDIT	DC XL18' 40	2120202020202020202020202020202020)'
000010BC	7E7E7E6E		488 489	DC C' ===>'		
000010EC	40404040 40404040		490 PRT3	DC CL18' '		
000010D2	4C7E7E7E		491	DC C' <==='		
000010D6	0000000 00000000		492 DECNUM	DS CL16		
			494 *****		************	
			495 * 496 *****	vector instru ******	ction results, pollution and input	******
000010E8			497	DS OF		
000010E8	00000000 00000000		498	DS XL16		gap V1 FUDGE
000010F8 00001108	FFFFFFF FFFFFFF 00000000 00000000		499 V1FUDG 500	E DC XL16' FF DS XL16	'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	VI FUDGE
00001100	0000000 0000000		300	DS ALIU		
			502 *****	******	************	*****
			503 *	E7TEST DSECT		
			504 *****	* * * * * * * * * * * * * * * *	************	*****
			506 E7TEST			
0000000	0000000		507 TSUB		pointer to test	
00000004 00000006	0000		508 TNUM 509	DC H' 00' DC X' 00'	Test Number	
0000007	00		510 MB	DC HL1' 00'	MB used	
8000000	00		511 M5 512 CC	DC HL1' 00'	M5 used	
00000009 0000000A	00		512 CC 513 CCMASK	DC HL1' 00' DC HL1' 00'	cc expected not expected CC n	msk
00000012			514 *		_	
			515 * 516 *	CC extrtaction	on Control of the Con	
000000C	00000000 00000000		517 CCPSW	DS 2F	extract PSW after	test (has CC)
0000014			518 CCFOUN		extracted cc	
00000015	40404040 40404040		519 520 OPNAME	DC CL8' '	E7 name	
00000013			520 OFNAME 521 V1ADDR		address of v1 res	sul t
00000024	0000000		522 V2ADDR	$\mathbf{DC} \mathbf{A}(0)$	address of v2 sou	ırce
00000028			523 V3ADDR		address of v3 sou	irce
0000002C 00000030			524 RELEN 525 READDR	DC A(0) DC A(0)	RESULT LENGTH result (expected)	address
00000038	0000000 0000000		526	DS FD		
	00000000 00000000		527 V10UTP		gap V1 Output	
00000000	0000000 00000000		528 529	DS FD	gap	
			530 *	test routine	will be here (from VRR-a macro)	
			531 *	follows J L-		
			532 * 533 *	followed by EXPECTE	ED RESULT	
			300	LAILOII	L MADULI	

ASMA Ver.	0. 7. 0 zvector- e7	7-08-VISTR						25 Feb 2025 14: 05: 50 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
		0000000	0000438F	535	ZVE7TST	CSECT			
00001118				536		DS	0F		
				528	******	*****	******	**********	
				539			help build test		
				540	*****	*****	***********	***********	
				542					
				543 544		to gen	erate individual t	est	
				545 546		MACRO VDD A	&I NST, &MB, &M5, &CC		
				547		VIII_A	arist, and, and, acc	&INST - VRR-a instruction under test	
				548 549				&MB - MB field - element size &M5 - M5 field - CS	
				550				&CC - expected CC	
				551 552		T CT A	ovcc(A) ovcc has		
					&XCC(1)	LCLA SETA	&XCC(4) &XCC has	mask values for FAILED condition codes CC != 0	
				554	&XCC(2)	SETA	11	CC != 1	
					&XCC(3) &XCC(4)	SETA SETA		CC != 2 CC != 3	
				557	,				
				558 559	&TNUM	GBLA SETA	&TNUM &TNUM+1		
				560					
				561 562		DS USING	0FD *. R5	base for test data and test routine	
				563					
				564 565	T&TNUM	DC DC	A(X&TNUM) H' &TNUM	address of test routine test number	
				566		DC	X' 00'		
				567 568		DC DC	HL1' &MB' HL1' &M5'	MB used M5 used	
				569		DC	HL1' &M5' HL1' &CC'	CC	
				570 571		DC	HL1' &XCC(&CC+1)'	CC failed mask	
				571 572 573		DS	2F	extracted PSW after test (has CC)	
				573 574		DC	X' FF'	extracted CC, if test failed	
				575		DC	CL8' &INST'	instruction name	
				576 577		DC DC	A(RE&TNUM) A(RE&TNUM+16)	address of v1 result address of v2 source	
				578		DC	A(RE&TNUM+32)	address of v3 source	
				579	REA&TNUM	DC	A(16)	result length result address	
				581	V10&TNUM	DS	A(RE&TNUM) FD	gap V1 output	
				583		DS DS	XL16 FD	gap	
				584 585	*				
				586	X&TNUM	DS	OF	land word Control	
				587 588		LA] VL	R1, V1FUDGE v21, O(R1)	load v21 fudge	
							, -		

	0. 7. 0 zvector- e7-						25 Feb 2025 14: 05: 50 Page	!
.0C	OBJECT CODE	ADDR1	ADDR2	STMT				
				589		D4 VOLDED		
				590 501	LGF	R1, V2ADDR	load v2 source	
				591 592	VL	v22, 0(R1)	use v21 to test decoder	
				593	&I NST	V21, V22, &MB, &M5	test instruction	
				594				
				595		R2, R0	extract psw	
				596 507	ST	R2, CCPSW	to save CC	
				597 598	VST	V21, V10&TNUM	save v1 output	
				599	101	val, viodinom	Save vi oucpue	
				600	BR	R11	return	
				601	r DC	O.E.	VII. Com Alida Anak	
				602 RE&TNUN 603	ı DC	0F	V1 for this test	
				604	DROP	R5		
				605	MEND			
				609 *	•	_	inters to individual tests	
				610	MACRO			
				611 612	PTTAB GRLA	&TNUM		
				613	LCLA	&CUR		
				614 &CUR	SETA	1		
				615 . * 616 TTABLE	DS	OF		
				617 . LOOP	ANOP	UF		
				618 . *	111101			
				619	DC	A(T&CUR)		
				010	20	(test address	
				620 . *			test address	
				620 .* 621 &CUR	SETA	&CUR+1		
				620 . * 621 &CUR 622 623 *	SETA AI F	&CUR+1 (&CUR LE &TNUM).	L00P	
				620 . * 621 &CUR 622 623 * 624	SETA AI F DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	
				620 . * 621 &CUR 622 623 * 624 625	SETA AI F	&CUR+1 (&CUR LE &TNUM).	L00P	
				620 . * 621 &CUR 622 623 * 624 625 626 . *	SETA AIF DC DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	
				620 . * 621 &CUR 622 623 * 624 625	SETA AI F DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	
				620 . * 621 &CUR 622 623 * 624 625 626 . * 627	SETA AIF DC DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	
				620 . * 621 &CUR 622 623 * 624 625 626 . * 627	SETA AIF DC DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	
				620 . * 621 &CUR 622 623 * 624 625 626 . * 627	SETA AIF DC DC	&CUR+1 (&CUR LE &TNUM). A(0)	LOOP end of table	

ASMA Ver.	0.7.0 zvector-e7-0	08-VISTR					25 Feb 2025 14:05:50 Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				620 *****	******	******	***********	
				G21 *	E7 1/D	D o tosts		
				632 ******* 633	***** PRINT		************	
				634 *	LWINI	DATA		
				635 * 636 * E750	C VICTD	Vector Isol	ata String	
				637 *	C VISIR	- Vector Isol	ate String	
				638 *	VRR- a	instruction,	alament aire	
				639 * 640 *		M3, M5,	element size CS	
				641 *		CC	expected condition code	
				642 * 643 *		followed by		
				644 *		16 byte V1		
				645 * 646		16 byte V2	source	
				647 *			• .	
				648 * VISIR 649 *	- Vec	tor Isolate Str	ng	
				650				
				651 * 652 * case (CS=1	
				653 *				
				654 *byte 655	VRR A	VISTR, 0, 1, 0		
00001118		00001110		656 +	DS	OFD		
00001118 00001118	00001170	00001118		657+ 658+T1	USI NG DC	*, R5 A(X1)	base for test data and test routine address of test routine	
0000111C	0001			659 +	DC	H' 1'	test number	
0000111E 0000111F	00 00			660+ 661+	DC DC	X' 00' HL1' 0'	MB used	
00001120	01			662+	DC	HL1' 1'	M5 used	
00001121 00001122	00 07			663+ 664+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask	
00001124	0000000 00000000			665+	DS	2F	extracted PSW after test (has CC)	
0000112C 0000112D	FF E5C9E2E3 D9404040			666+ 667+	DC DC	X' FF' CL8' VI STR'	extracted CC, if test failed instruction name	
00001138	0000119C			668 +	DC	A(RE1)	address of v1 result	
0000113C 00001140	000011AC 000011BC			669+ 670+	DC DC	A(RE1+16) A(RE1+32)	address of v2 source address of v3 source	
00001144	0000010			671+	DC	A(16)	result length	
00001148 00001150	0000119C 00000000 00000000			672+REA1 673+	DC DS	A(RE1) FD	result address gan	
00001158	0000000 00000000			674+V101	DS	XL16	gap V1 output	
00001160 00001168	00000000 00000000 0000000 00000000			675+	DS	FD	gap	
				676+*			8-r	
00001170 00001170	4110 8EF8		000010F8	677+X1 678+	DS LA	OF R1, V1FUDGE	load v21 fudge	
00001174	E751 0000 0806		00000000	679 +	VL	v21, 0(R1)		
0000117A 00001180	E310 5024 0014 E761 0000 0806		00000024 00000000	680+ 681+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder	
00001186	E756 0010 0C5C			682+	VISTR	V21, V22, 0, 1	test instruction	
0000118C 00001190	B98D 0020 5020 500C		000000C	683+ 684+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC	
30001100	0000		3333330	0011	~1	22, 001011	CO 5410 30	

				C1777 F77			
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0001194	E750 5040 080E		00001158	685 +	VST	V21, V101	save v1 output
000119A	07FB			686 +	BR	R11	return
000119C				687+RE1	DC	0F	V1 for this test
000119C				688 +	DROP	R5	
000119C	0000000 0000000			689	DC	XL16' 00000000	00000000 00000000 00000000' V1
00011A4	0000000 0000000						
00011AC	0000000 0000000			690	DC	XL16' 00000000	00000000 00000000 00000000' v2
00011B4	0000000 0000000						
				691			
				692		VI STR, 0, 1, 0	
00011C0				693 +	DS	OFD	
00011C0		000011C0		694 +	USING		base for test data and test routine
00011C0	00001218			695+T2	DC	A(X2)	address of test routine
00011C4	0002			696 +	DC	H' 2'	test number
00011C6	00			697 +	DC	X' 00'	
00011C7	00			698 +	DC	HL1' 0'	MB used
00011C8	01			699 +	DC	HL1' 1'	M5 used
00011C9	00			700 +	DC	HL1' 0'	CC
00011CA	07			701+	DC	HL1' 7'	CC failed mask
00011CC	0000000 00000000			702+	DS	2F	extracted PSW after test (has CC)
00011D4	FF			703+	DC	X' FF'	extracted CC, if test failed
00011D5	E5C9E2E3 D9404040			704 +	DC	CL8' VISTR'	instruction name
00011E0	00001244			705 +	DC	A(RE2)	address of v1 result
00011E4	00001254			706+	DC	A(RE2+16)	address of v2 source
00011E8	00001264			707 +	DC	A(RE2+32)	address of v3 source
00011EC	0000010			708 +	DC	A(16)	result length
00011F0	00001244			709+REA2	DC	A(RE2)	result address
00011F8	00000000 00000000			710+	DS	FD	gap
0001200	0000000 0000000			711+V102	DS	XL16	gap V1 output
0001208	00000000 00000000						•
0001210	0000000 00000000			712+	DS	FD	gap
				713+*			
0001218				714+X2	DS	OF	
0001218	4110 8EF8		000010F8	715+	LA	R1, V1FUDGE	load v21 fudge
000121C	E751 0000 0806		00000000	716+	\mathbf{VL}	v21, 0(R1)	G
0001222	E310 5024 0014		00000024	717+	LGF	R1, V2ADDR	load v2 source
0001228	E761 0000 0806		00000000	718+	\mathbf{VL}	v22, 0(R1)	use v21 to test decoder
000122E	E756 0010 0C5C			719+	VISTR	V21, V22, 0, 1	test instruction
0001234	B98D 0020			720 +	EPSW	R2, R0	extract psw
0001238	5020 500C		000000C	721+	ST	R2, CCPSW	to save CC
000123C	E750 9000 080E		00001200	722+	VST	V21, V102	save v1 output
0001242	07FB			723+	BR	R11	return
0001244				724+RE2	DC	OF	V1 for this test
0001244				725 +	DROP	R5	
	01020304 00000000			726	DC	XL16' 01020304	00000000 00000000 00000000' V1
	0						
00124C	0000000 00000000			727	DC	XL16' 01020304	00000000 OFFFFFF FFFFFFF v2
00124C	01020304 00000000			. ~ .			
000124C 0001254							
000124C 0001254	01020304 00000000			728			
)00124C)001254	01020304 00000000				VRR_A	VI STR, 0, 1, 3	
000124C 0001254 000125C	01020304 00000000			728	VRR_A DS	VI STR, 0, 1, 3 OFD	
000124C 0001254 000125C	01020304 00000000	00001268		728 729		OFD	base for test data and test routine
000124C 0001254	01020304 00000000	00001268		728 729 730+	DS	OFD *, R5	base for test data and test routine address of test routine
000124C 0001254 000125C 0001268 0001268	01020304 00000000 0FFFFFF FFFFFFFF	00001268		728 729 730+ 731+	DS USING	OFD	address of test routine
000124C 0001254 000125C 0001268 0001268 0001268	01020304 00000000 0FFFFFFF FFFFFFFFFFFFFFFFFFF	00001268		728 729 730+ 731+ 732+T3	DS USI NG DC	0FD *, R5 A(X3)	

	U. 7. U Zvector-e7-U						25 Feb 2025 14: 05: 50 Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001270	01			736+	DC	HL1' 1'	M5 used	
0001271	03			737+	DC	HL1' 3'	CC	
0001272	0E			738+	DC	HL1' 14'	CC failed mask	
0001274	0000000 00000000			739 +	DS	2F	extracted PSW after test (has CC)	
000127C	FF			740+	DC	X' FF'	extracted CC, if test failed	
000127D	E5C9E2E3 D9404040			741+	DC	CL8' VISTR'	instruction name	
0001288	000012EC			742+	DC	A(RE3)	address of v1 result	
000128C	000012FC			743+	DC	A(RE3+16)	address of v2 source	
0001290	0000130C			744+	DC	A(RE3+32)	address of v3 source	
0001294	00000010			745+	DC	A(16)	result length	
0001298	000012EC			746+REA3 747+	DC	A(RE3) FD	result address	
00012A0 00012A8	00000000 00000000 0000000 00000000			747+ 748+V103	DS DS	XL16	gap V1 output	
00012A6	0000000 0000000			740+1103	DЗ	AL10	vi oucpuc	
00012B0	0000000 0000000			749+	DS	FD	dan	
ооот сво	0000000 00000000			750+*	D S	TU	gap	
00012C0				751+X3	DS	0F		
00012C0	4110 8EF8		000010F8	752+	LA	R1, V1FUDGE	load v21 fudge	
00012C4	E751 0000 0806		00000000	753+	VL	v21, 0(R1)	10uu vai 1uuge	
00012CA	E310 5024 0014		00000024	754+	LGF	R1, V2ADDR	load v2 source	
00012D0	E761 0000 0806		0000000	755+	VL	v22, 0(R1)	use v21 to test decoder	
00012D6	E756 0010 0C5C			756 +	VISTR	V21, V22, 0, 1	test instruction	
00012DC	B98D 0020			757 +	EPSW	R2, R0	extract psw	
00012E0	5020 500C		000000C	758 +	ST	R2, CCPSW	to save CC	
00012E4	E750 5040 080E		000012A8	759 +	VST	V21, V103	save v1 output	
00012EA	07FB			760 +	BR	R11	return	
00012EC				761+RE3	DC	0F	V1 for this test	
00012EC	0400004 0700075			762 +	DROP	R5	4 07000700 00010P0G 0P0707101	
00012EC	01020304 05060708			763	DC	XL16' 01020304	1 05060708 090A0B0C 0D0E0F10' v1	
00012F4	090A0B0C 0D0E0F10			704	DC	VI 101 0100000	A OFOCOMO CONTOR OBOTOTAN	
00012FC	01020304 05060708			764	DC	XL16' 01020304	1 05060708 090A0B0C 0D0E0F10' v2	
0001304	O9OAOBOC ODOEOF1O							

DC

DC

DC

DC

815 +

816+

817 +

818 +

X' FF'

A(RE5)

CL8' VISTR'

A(RE5+16)

extracted CC, if test failed

instruction name

address of v1 result

address of v2 source

LOC

00001310

00001310

00001310

00001314

00001316

00001317

00001318

00001319

0000131A

0000131C

00001324

00001325

00001330

00001334

00001338

0000133C

00001340

00001348

00001350

00001358

00001360

00001368

00001368

0000136C

00001372

00001378

0000137E

00001384

00001388

0000138C

00001392

00001394

00001394

00001394

0000139C

000013A4

000013AC

000013B8

000013B8

000013B8

000013BC

000013BE

000013BF

000013C0

000013C1

000013C2

000013C4

000013CC

000013CD

000013D8

000013DC

FF

0000143C

0000144C

E5C9E2E3 D9404040

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000013E0	0000145C			819+	DC	A(RE5+32)	address of v3 source
000013E4	00000010			820+	DC	A(16)	result length
000013E8	0000143C			821+REA5	DC	A(RE5)	result address
000013F0	00000000 00000000			822+	DS	FD	gap V1 output
000013F8 00001400	00000000 00000000 0000000 00000000			823+V105	DS	XL16	vi output
00001408	0000000 0000000			824+ 825+*	DS	FD	gap
00001410				826+X5	DS	0F	
00001410	4110 8EF8		000010F8	827+	LA	R1, V1FUDGE	load v21 fudge
00001414	E751 0000 0806		0000000	828+	VL	v21, 0(R1)	1 - 1 - 0
0000141A 00001420	E310 5024 0014 E761 0000 0806		00000024 00000000	829+ 830+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder
00001420	E756 0010 1C5C		0000000	831+		V22, U(N1) V21, V22, 1, 1	test instruction
00001420 0000142C	B98D 0020			832+	FPSW	R2, R0	extract psw
00001420	5020 500C		000000C	833+	ST	R2, CCPSW	to save CC
00001434	E750 5040 080E		000013F8	834+	VST	V21, V105	save v1 output
0000143A	07FB		00001010	835+	BR	R11	return
0000143C				836+RE5	DC	0F	V1 for this test
0000143C				837+	DROP	R5	
0000143C	10203040 00000000			838	DC	XL16' 01020304	00000000 00000000 000000000' V1
00001444	0000000 0000000						
0000144C	10203040 00000000			839	DC	XL16' 01020304	0000000 0FFFFFF FFFFFFFF v2
00001454	FFFFFFFF FFFFFFF			040			
				840 841	VDD A	VI STR, 1, 1, 3	
00001460				842+	DS DS	0FD	
00001460		00001460		843+	USING		base for test data and test routine
00001100	000014B8	00001100		844+T6	DC	A(X6)	address of test routine
00001464	0006			845+	DC	H' 6'	test number
00001466	00			846 +	DC	X' 00'	
00001467	01			847+	DC	HL1' 1'	MB used
00001468	01			848+	DC	HL1' 1'	M5 used
00001469				849+	DC	HL1'3'	CC
0000146A	0E			850+	DC	HL1' 14'	CC failed mask
0000146C 00001474	00000000 00000000 FF			851+ 852+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
00001474	E5C9E2E3 D9404040			853+	DC DC	CL8' VISTR'	instruction name
00001473	000014E4			854+	DC	A(RE6)	address of v1 result
00001484	000014F4			855+	DC	A(RE6+16)	address of v2 source
00001488	00001504			856 +	DC	A(RE6+32)	address of v3 source
0000148C	0000010			857 +	DC	A(16)	result length
00001490	000014E4			858+REA6	DC	A(RE6)	result address
00001498	00000000 00000000			859+	DS	FD	gap V1 output
000014A0	00000000 00000000			860+V106	DS	XL16	V1 output
000014A8	00000000 00000000			001.	DC	ED	dan
000014B0	00000000 00000000			861+ 862+*	DS	FD	gap
000014B8				863+X6	DS	OF	
000014B8	4110 8EF8		000010F8	864+	LA	R1, V1FUDGE	load v21 fudge
000014BC	E751 0000 0806		00001018	865+	VL	v21, 0(R1)	Tour Tail Turge
000014DC	E310 5024 0014		00000000	866+	LGF	R1, V2ADDR	load v2 source
COULIUM			00000000	867+	VL	v22, 0(R1)	use v21 to test decoder
000014C8	E761 0000 0806		0000000	001			use var co cose decoder
000014C8 000014CE	E756 0010 1C5C		0000000	868+	VISTR	V21, V22, 1, 1	test instruction
000014C8 000014CE 000014D4	E756 0010 1C5C B98D 0020			868+ 869+	VISTR EPSW	V21, V22, 1, 1 R2, R0	test instruction extract psw
000014C8 000014CE	E756 0010 1C5C		0000000C	868+	VISTR	V21, V22, 1, 1	test instruction

SMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 20	25 14 : 05: 50	Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014E2	E750 5040 080E 07FB		000014A0	871+ 872+	BR	V21, V106 R11	save v1 output return		
00014E4 00014E4	01020304 05060708			873+RE6 874+ 875	DC DROP DC	OF R5 VI 16' 01020304 OF	V1 for this test 5060708 090A0B0C 0D0E0F1	0' v1	
000014EC 000014F4	090A0B0C 0D0E0F10 01020304 05060708			876	DC		5060708 090A0B0C 0D0E0F1 5060708 090A0B0C 0D0E0F1		
00014FC	090A0B0C 0D0E0F10								

DC

DC

DC

CL8' VISTR'

A(RE8+16)

A(RE8)

instruction name

address of v1 result

address of v2 source

928+

929 +

930 +

000015C5

000015D0

000015D4

E5C9E2E3 D9404040

00001634

ASMA Ver.	0. 7. 0 zvector- e7- (08-VISTR					25 Feb 2025 14: 05: 50 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000015D8	00001654			931+	DC	A(RE8+32)	address of v3 source
000015DC	00000010			932+	DC	A(16)	result length
000015E0	00001634			933+REA8	DC	A(RE8)	result address
000015E8	00000000 00000000			934+	DS	FD VI 10	gap V1 output
000015F0 000015F8	00000000 00000000 00000000 00000000			935+V108	DS	XL16	vi output
00001600	0000000 0000000			936+ 937+*	DS	FD	gap
00001608				938+X8	DS	0F	
00001608	4110 8EF8		000010F8	939+	LA	R1, V1FUDGE	load v21 fudge
0000160C	E751 0000 0806		0000000	940+	VL	v21, 0(R1)	1 1 0
00001612 00001618	E310 5024 0014 E761 0000 0806		00000024 00000000	941+ 942+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source
00001618 0000161E			0000000	942+ 943+		V22, U(R1) V21, V22, 2, 1	use v21 to test decoder test instruction
00001612	B98D 0020			944+	EPSW	R2, R0	extract psw
00001624	5020 500C		000000C	945+	ST	R2, CCPSW	to save CC
0000162C	E750 5040 080E		000015F0	946+	VST	V21, V108	save v1 output
00001632	07FB			947+	BR	R11	return
00001634				948+RE8	DC	0F	V1 for this test
00001634				949+	DROP	R5	
00001634	10203040 00000000			950	DC	XL16' 01020304	00000000 00000000 000000000' V1
0000163C	00000000 00000000			0.54	D.0	TT 401 0400004	
00001644	10203040 00000000			951	DC	XL16' 01020304	00000000 OFFFFFF FFFFFFFF v2
0000164C	FFFFFFFF FFFFFFF			059			
				952 953	V/DD A	VI STR, 2, 1, 3	
00001658				954+	DS	0FD	
00001658		00001658		955+	USING		base for test data and test routine
00001658	000016B0	00001000		956+T9	DC	A(X9)	address of test routine
0000165C	0009			957+	DC	H' 9'	test number
0000165E	00			958+	DC	X' 00'	
0000165F	02			959+	DC	HL1' 2'	MB used
00001660				960+	DC	HL1' 1'	M5 used
00001661	03			961+	DC	HL1'3'	CC
00001662	0E			962+	DC	HL1' 14'	CC failed mask
00001664 0000166C	00000000 00000000 FF			963+ 964+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
0000166D	E5C9E2E3 D9404040			965+	DC DC	CL8' VISTR'	instruction name
0000100B	000016DC			966+	DC	A(RE9)	address of v1 result
				967+			
UUUU167C	OOOOTOEC			90/+	DC	A(KE9+10)	
0000167C 00001680	000016EC 000016FC			968+	DC DC	A(RE9+16) A(RE9+32)	address of v2 source address of v3 source
00001680 00001684				968+ 969+	DC DC	A(RE9+32) A(16)	address of v2 source
00001680 00001684 00001688	000016FC 00000010 000016DC			968+ 969+ 970+REA9	DC DC DC	A(RE9+32) A(16) A(RE9)	address of v2 source address of v3 source
00001680 00001684 00001688 00001690	000016FC 00000010 000016DC 00000000 00000000			968+ 969+ 970+REA9 971+	DC DC DC DS	A(RE9+32) A(16) A(RE9) FD	address of v2 source address of v3 source result length result address gap
00001680 00001684 00001688 00001690 00001698	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000			968+ 969+ 970+REA9	DC DC DC	A(RE9+32) A(16) A(RE9)	address of v2 source address of v3 source result length result address
00001680 00001684 00001688 00001690 00001698 000016A0	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000			968+ 969+ 970+REA9 971+ 972+V109	DC DC DC DS DS	A(RE9+32) A(16) A(RE9) FD XL16	address of v2 source address of v3 source result length result address gap V1 output
00001680 00001684 00001688 00001690 00001698	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000			968+ 969+ 970+REA9 971+ 972+V109	DC DC DC DS	A(RE9+32) A(16) A(RE9) FD	address of v2 source address of v3 source result length result address gap
00001680 00001684 00001688 00001690 00001698 000016A0 000016A8	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000			968+ 969+ 970+REA9 971+ 972+V109 973+ 974+*	DC DC DC DS DS	A(RE9+32) A(16) A(RE9) FD XL16	address of v2 source address of v3 source result length result address gap V1 output
00001680 00001684 00001688 00001690 000016A0 000016A8	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000		000010F8	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9	DC DC DC DS DS DS DS	A(RE9+32) A(16) A(RE9) FD XL16 FD	address of v2 source address of v3 source result length result address gap V1 output gap
00001680 00001684 00001688 00001690 000016A0 000016A8 000016B0 000016B0	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000		000010F8 00000000	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+	DC DC DC DS DS DS LA	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE	address of v2 source address of v3 source result length result address gap V1 output
00001680 00001684 00001688 00001690 000016A0 000016A0 000016B0 000016B0 000016B4	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000		00000000	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+ 977+	DC DC DC DS DS DS LA VL	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE v21, O(R1)	address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge
00001680 00001684 00001688 00001690 000016A0 000016A8 000016B0 000016B0	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 000000			968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+	DC DC DC DS DS DS LA	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR	address of v2 source address of v3 source result length result address gap V1 output gap
00001680 00001684 00001688 00001690 000016A0 000016A8 000016B0 000016B0 000016B4 000016BA	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 00000000		$00000000 \\ 00000024$	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+ 977+ 978+ 979+ 980+	DC DC DS DS DS LA VL LGF VL VISTR	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1) V21, V22, 2, 1	address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source
00001680 00001684 00001688 00001690 000016A0 000016A8 000016B0 000016B0 000016B4 000016C0 000016C6 000016CC	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 00000000		0000000 0000024 0000000	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+ 977+ 978+ 979+ 980+ 981+	DC DC DC DS DS DS LA VL LGF VL VISTR EPSW	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1) V21, V22, 2, 1 R2, R0	address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source use v21 to test decoder test instruction extract psw
00001680 00001684 00001688 00001690 000016A0 000016A8 000016B0 000016B0 000016B4 000016C0 000016C6	000016FC 00000010 000016DC 00000000 00000000 00000000 00000000 00000000		$00000000 \\ 00000024$	968+ 969+ 970+REA9 971+ 972+V109 973+ 974+* 975+X9 976+ 977+ 978+ 979+ 980+	DC DC DS DS DS LA VL LGF VL VISTR	A(RE9+32) A(16) A(RE9) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1) V21, V22, 2, 1	address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source use v21 to test decoder test instruction

SMA Ver.	0. 7. 0 zvector- e7- 0	98-VISTR					25 Feb 2025	14: 05: 50	Page 2	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00016DA	E750 5040 080E 07FB		00001698	983+ 984+	BR	R11 return	output			
00016DC 00016DC 00016DC	01020304 05060708			985+RE9 986+ 987	DC DROP DC	OF V1 for R5 XL16' 01020304 05060708 09	this test	v1		
00016E4 00016EC	090A0B0C 0D0E0F10 01020304 05060708 090A0B0C 0D0E0F10			988	DC	XL16' 01020304 05060708 09		v2		
	COMODOC ODULOT 10									

ASMA Ver.	0.7.0 zvector-e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 25
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000017BD	E5C9E2E3 D9404040			1043+	DC	CL8' VISTR'	instruction name
000017C8	0000182C			1044+	DC	A(RE11)	address of v1 result
000017CC	0000183C			1045+	DC DC	A(RE11+16)	address of v2 source
000017D0 000017D4	0000184C 00000010			1046+ 1047+	DC DC	A(RE11+32) A(16)	address of v3 source result length
000017D4	000010 0000182C			1047+ 1048+REA11	DC	A(RE11)	result address
000017E0	0000000 0000000			1049+	DS	FD	gap
000017E8	0000000 00000000			1050+V1011	DS	XL16	V1 output
000017F0	$00000000 \ 00000000$			4074	D.C.	TIP.	
000017F8	00000000 00000000			1051+ 1052+*	DS	FD	gap
00001800				1052+** 1053+X11	DS	0F	
00001800	4110 8EF8		000010F8	1054+	LA	R1, V1FUDGE	load v21 fudge
00001804	E751 0000 0806		00000000		VL	v21, 0(R1)	
0000180A	E310 5024 0014		00000024	1056+	LGF	R1, V2ADDR	load v2 source
00001810			0000000	1057+	VL	v22, 0(R1)	use v21 to test decoder
00001816	E756 0010 0C5C			1058+	VISTR	V21, V22, 0, 1	test instruction
0000181C 00001820	B98D 0020 5020 500C		000000C	1059+ 1060+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC
00001824	E750 5040 080E		000017E8	1061+	VST	V21, V1011	save v1 output
0000182A	07FB		00001120	1062+	BR	R11	return
0000182C				1063+RE11	DC	0F	V1 for this test
0000182C	01000001 05000700			1064+	DROP	R5	07000700 00040000 000000000 4
0000182C 00001834	01020304 05060708 090A0B0C 0D0E0F00			1065	DC	XL16' 01020304	05060708 090A0B0C 0D0E0F00' v1
				1066	DC	XL16' 01020304	05060708 090A0B0C 0D0E0F00' v2
00001844	O9OAOBOC ODOEOFOO						
				1067	T/DD A	VICTOR O 1 O	
00001850				1068 1069+	VKK_A DS	VI STR, 0, 1, 0 OFD	
00001850		00001850		1070+	USING		base for test data and test routine
00001850	000018A8	00001000		1071+T12	DC	A(X12)	address of test routine
00001854				1072+	DC	H' 12'	test number
00001856	00			1073+	DC	X' 00'	
00001857	00			1074+	DC	HL1' 0'	MB used M5 used
00001858 00001859	01 00			1075+ 1076+	DC DC	HL1' 1' HL1' 0'	CC No used
0000185A	07			1070+ 1077+	DC	HL1' 7'	CC failed mask
0000185C	0000000 00000000			1078+	DS	2F	extracted PSW after test (has CC)
00001864	FF			1079+	DC	X' FF'	extracted CC, if test failed
00001865	E5C9E2E3 D9404040			1080+	DC	CL8' VISTR'	instruction name
00001870 00001874	000018D4 000018E4			1081+ 1082+	DC DC	A(RE12) A(RE12+16)	address of v1 result address of v2 source
00001874	000018E4 000018F4			1082+ 1083+	DC DC	A(RE12+10) A(RE12+32)	address of v2 source
0000187C	00000010			1084+	DC	A(16)	result length
00001880	000018D4			1085+REA12	DC	A(RE12)	result address
00001888	00000000 00000000			1086+	DS	FD	gap V1 output
00001890 00001898	00000000 00000000 0000000 00000000			1087+V1012	DS	XL16	vi output
00001898 000018A0	0000000 0000000			1088+	DS	FD	gap
000010110				1089+*	20	- -	o~r
000018A8				1090+X12	DS	OF	
000018A8	4110 8EF8		000010F8	1091+	LA	R1, V1FUDGE	load v21 fudge
000018AC	E751 0000 0806 E310 5024 0014		00000000	1092+	VL LGF	v21, 0(R1)	load v2 source
000018B2 000018B8	E761 0000 0806		00000024 00000000	1093+ 1094+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder
	TIOT AAAA AAAA		0000000	1001	1 L	√~~, U(ILI)	use in to test uccount

ASMA Ver.	0.7.0 zvector-e7-0	08-VISTR					25 Feb 2025 14	: 05: 50 Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000018BE 000018C4	E756 0010 0C5C B98D 0020			1095+ 1096+	EPSW	V21, V22, 0, 1 R2, R0	test instruction extract psw		
000018C8 000018CC 000018D2	5020 500C E750 5040 080E 07FB		0000000C 00001890	1097+ 1098+ 1099+	ST VST BR	R2, CCPSW V21, V1012 R11	to save CC save v1 output return		
000018D4 000018D4	01000004 05000700			1100+RE12 1101+	DC DROP	OF R5	V1 for this test	1	
000018D4 000018DC 000018E4 000018EC	01020304 05060708 090A0B0C 0D000000 01020304 05060708 090A0B0C 0D000F10			1102 1103	DC DC			v1 v2	
000018EC	OSOAOBOC ODOOOFTO			1104 1105 1106+	VRR_A DS	VI STR, 0, 1, 0 OFD			
000018F8 000018F8 000018FC	00001950 000D	000018F8		1100+ 1107+ 1108+T13 1109+	USI NG DC DC		base for test data and te address of test routine test number	est routine	
000018FE 000018FF 00001900	00 00 00 01			1110+ 1111+ 1112+	DC DC DC	X' 00' HL1' 0' HL1' 1'	MB used M5 used		
00001900 00001901 00001902 00001904	00 07 00000000 00000000			1112+ 1113+ 1114+ 1115+	DC DC DS	HL1' 0' HL1' 7' 2F	CC CC failed mask extracted PSW after test	(has CC)	
0000190C 0000190D 00001918	FF E5C9E2E3 D9404040 0000197C			1116+ 1117+ 1118+	DC DC DC	X' FF' CL8' VI STR' A(RE13)	extracted ISW after test extracted CC, if test fai instruction name address of v1 result		
0000191C 00001920 00001924	0000197C 0000198C 0000199C 00000010			1119+ 1120+ 1121+	DC DC DC	A(RE13+16) A(RE13+32) A(16)	address of v2 source address of v3 source		
00001928 00001930	0000197C 0000000 00000000			1122+REA13 1123+	DC DS DS	A(RE13) FD XL16	result length result address gap		
00001938 00001940 00001948	00000000 00000000 00000000 00000000 000000			1124+V1013 1125+ 1126+*	DS	FD	V1 output gap		
00001950 00001950 00001954	4110 8EF8 E751 0000 0806		000010F8	1120+ 1127+X13 1128+ 1129+	DS LA VL		load v21 fudge		
00001954 0000195A 00001960 00001966	E310 5024 0014 E761 0000 0806 E756 0010 0C5C		0000000 0000024 0000000	1130+ 1131+ 1132+	LGF VL	v21, O(R1) R1, V2ADDR v22, O(R1) V21, V22, O, 1	load v2 source use v21 to test decoder test instruction		
00001300 0000196C 00001970 00001974	B98D 0020 5020 500C E750 5040 080E		0000000C 00001938	1133+ 1134+ 1135+		R2, R0 R2, CCPSW V21, V1013	extract psw to save CC save v1 output		
0000197A 0000197C 0000197C	07FB			1136+ 1137+RE13 1138+	BR DC DROP	R11 OF R5	return V1 for this test		
0000197C 00001984 0000198C	01020304 05060708 090A0B0C 00000000 01020304 05060708			1139	DC DC	XL16' 01020304 0506		v1 v2	
00001994	090A0B0C 000E0F10			1141 1142		VI STR, 0, 1, 0			
000019A0 000019A0 000019A0	000019F8	000019A0		1143+ 1144+ 1145+T14	DS USING DC	OFD	base for test data and te address of test routine	est routine	
	000000000000000000000000000000000000000					(LLL COS OF COSC FORCEME		

DS

DS

FD

XL16

V1 output

1197+

1198+V1015

00001A80

00001A88

0000000 00000000

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Pa	ıge 28
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001A90	0000000 00000000			4400	D.C.	TID.		
00001A98	0000000 00000000			1199+ 1200+*	DS	FD	gap	
00001AA0				1200+* 1201+X15	DS	0F		
00001AA0	4110 8EF8		000010F8	1202+	LA	R1, V1FUDGE	load v21 fudge	
00001AA4	E751 0000 0806		00000000	1203+	VL	v21, 0(R1)		
00001AAA	E310 5024 0014		00000024	1204+	LGF	R1, V2ADDR	load v2 source	
00001AB0	E761 0000 0806		0000000	1205+	VL	v22, 0(R1)	use v21 to test decoder	
00001AB6 00001ABC	E756 0010 0C5C B98D 0020			1206+ 1207+	FDCM	V21, V22, 0, 1 R2, R0	test instruction	
00001ABC	5020 500C		000000C	1207+ 1208+	ST	R2, CCPSW	extract psw to save CC	
00001AC4	E750 5040 080E		00001A88	1209+	VST	V21, V1015	save v1 output	
00001ACA	07FB			1210+	BR	R11	return	
00001ACC				1211+RE15	DC	0F	V1 for this test	
00001ACC	01000004 05000700			1212+	DROP	R5	05060700 00040000 0000000011	
00001ACC 00001AD4	01020304 05060708 090A0000 00000000			1213	DC	XL16 01020304	05060708 090A0000 00000000' v1	
00001AD4				1214	DC	XI.16' 01020304	05060708 090A000C 0D0E0F10' v2	
00001AE4	090A000C 0D0E0F10			1~11	DC	ALIO OTOZOGOT	00000700 00010000 0D0L0110 V2	
				1215				
				1216		VISTR, 0, 1, 0		
00001AF0		00001450		1217+	DS	OFD		
00001AF0 00001AF0	00001B48	00001AF0		1218+ 1219+T16	USI NG DC	*, K5 A(X16)	base for test data and test routine address of test routine	9
00001AF0 00001AF4	0010			1219+110 1220+	DC DC	H' 16'	test number	
00001AF6	00			1221+	DC	X' 00'	cese number	
00001AF7	00			1222+	DC	HL1' 0'	MB used	
00001AF8	01			1223+	DC	HL1'1'	M5 used	
00001AF9	00			1224+	DC	HL1' 0'	CC Codd and any also	
00001AFA 00001AFC	07 0000000 00000000			1225+ 1226+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)	
00001RFC	FF			1227+	DC DC	X' FF'	extracted CC, if test failed	
				1228+	DC	CL8' VI STR'	instruction name	
00001B10	00001B74			1229+	DC	A(RE16)	address of v1 result	
00001B14	00001B84			1230+	DC	A(RE16+16)	address of v2 source	
00001B18	00001B94			1231+	DC	A(RE16+32)	address of v3 source	
00001B1C 00001B20	00000010 00001B74			1232+ 1233+REA16	DC DC	A(16) A(RE16)	result length result address	
00001B28	0000000 0000000			1234+	DS	FD	gap	
00001B30	0000000 0000000			1235+V1016	DS	XL16	V1 output	
00001B38	0000000 00000000			1000			•	
00001B40	00000000 00000000			1236+	DS	FD	gap	
00001B48				1237+* 1238+X16	DS	OF		
00001B48	4110 8EF8		000010F8	1239+	LA	R1, V1FUDGE	load v21 fudge	
00001B10	E751 0000 0806		00000000		VL	v21, 0(R1)	- Jun 171 Iung	
00001B52	E310 5024 0014		0000024	1241+	LGF	R1, V2ADDR	load v2 source	
00001B58	E761 0000 0806		0000000		VL	v22, 0(R1)	use v21 to test decoder	
00001B5E 00001B64	E756 0010 0C5C			1243+ 1244+		V21, V22, 0, 1	test instruction	
00001B64 00001B68	B98D 0020 5020 500C		000000C	1244+ 1245+	ST	R2, R0 R2, CCPSW	extract psw to save CC	
	E750 5040 080E		0000000C	1246+	VST	V21, V1016	save v1 output	
00001B72	07FB			1247+	BR	R11	return	
00001B74				1248+RE16	DC	0F	V1 for this test	
00001B74	01090904 05000700			1249+	DROP	R5	05060709 00000000 0000000011	
000018/4	01020304 05060708			1250	DC	AL10 01020304	05060708 09000000 00000000' v1	

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001B7C 00001B84	09000000 00000000 01020304 05060708			1251	DC	XL16' 01020304	05060708 09000B0C 0D0E0F10' v2
00001B8C	09000BOC 0D0E0F10			1252 1253	VRR A	VI STR, 0, 1, 0	
00001B98		00001700		1254+	DS	OFD	
00001B98 00001B98	00001BF0	00001B98		1255+ 1256+T17	USI NG DC	*, k5 A(X17)	base for test data and test routine address of test routine
00001B9C 00001B9E	0011 00			1257+ 1258+	DC DC	H' 17' X' 00'	test number
00001B9F	00			1259+	DC	HL1' 0'	MB used
00001BA0 00001BA1	01 00			1260+ 1261+	DC DC	HL1' 1' HL1' 0'	M5 used CC
00001BA2	07			1262+	DC	HL1' 7'	CC failed mask
00001BA4 00001BAC	00000000 00000000 FF			1263+ 1264+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
00001BAD 00001BB8	E5C9E2E3 D9404040 00001C1C			1265+ 1266+	DC DC	CL8' VISTR' A(RE17)	instruction name address of v1 result
00001BBC	00001C2C			1267+	DC	A(RE17+16)	address of v2 source
00001BC0 00001BC4	00001C3C 00000010			1268+ 1269+	DC DC	A(RE17+32) A(16)	address of v3 source result length
00001BC8	00001C1C			1270+REA17	DC	A(RE17)	result address
00001BD0 00001BD8	00000000 00000000 0000000 00000000			1271+ 1272+V1017	DS DS	FD XL16	gap V1 output
00001BE0	0000000 00000000						
00001BE8	0000000 00000000			1273+ 1274+*	DS	FD	gap
00001BF0 00001BF0	4110 8EF8		000010F8	1275+X17 1276+	DS LA	OF R1, V1FUDGE	load v21 fudge
00001BF4	E751 0000 0806		00000000	1277+	VL	v21, 0(R1)	
00001BFA 00001C00	E310 5024 0014 E761 0000 0806		00000024 00000000	1278+ 1279+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder
00001C06	E756 0010 0C5C			1280+ 1281+	VISTR	V21, V22, 0, 1	test instruction
00001C0C 00001C10	B98D 0020 5020 500C		000000C	1282+	ST	R2, R0 R2, CCPSW	extract psw to save CC
00001C14 00001C1A	E750 5040 080E 07FB		00001BD8	1283+ 1284+	VST BR	V21, V1017 R11	save v1 output return
00001C1C	0112			1285+RE17	DC	0F	V1 for this test
00001C1C 00001C1C	01020304 05060708			1286+ 1287	DROP DC	R5 XL16' 01020304	05060708 00000000 00000000' v1
00001C24 00001C2C	00000000 00000000 01020304 05060708			1288	DC	VI 16' 01020204	05060708 000A0B0C 0D0E0F10' v2
	000A0B0C 0D0E0F10				ЪС	AL10 01020304	USUOU7US UUUAUBUC UBUEUF10 V2
				1289 1290	VRR A	VI STR, 0, 1, 0	
00001C40		00001040		1291+	DS	OFD	has for took data and took mostly
00001C40 00001C40	00001C98	00001C40		1292+ 1293+T18	USI NG DC	A(X18)	base for test data and test routine address of test routine
00001C44 00001C46	0012 00			1294+ 1295+	DC DC	H' 18' X' 00'	test number
00001C47	00			1296+	DC	HL1' 0'	MB used
00001C48 00001C49	01 00			1297+ 1298+	DC DC	HL1' 1' HL1' 0'	M5 used CC
00001C4A	07			1299+ 1300+	DC	HL1' 7'	CC failed mask
00001C4C 00001C54	00000000 00000000 FF			1300+ 1301+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed

ASMA Ver.	0. 7. 0 zvector- e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page 30
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
		ADDIVI	IDDIN		D.C.	CI OLIVI CEDI	
00001C55	E5C9E2E3 D9404040			1302+	DC	CL8' VISTR'	instruction name
00001C60	00001CC4			1303+	DC	A(RE18)	address of v1 result
00001C64	00001CD4			1304+	DC	A(RE18+16)	address of v2 source
00001C68	00001CE4			1305+	DC	A(RE18+32)	address of v3 source
00001C6C	00000010			1306+	DC	A(16)	result length
00001C70	00001CC4			1307+REA18	DC	A(RE18)	result address
00001C78	0000000 00000000			1308+	DS	FD	gap V1 output
00001C80	0000000 00000000			1309+V1018	DS	XL16	V1 output
00001C88	0000000 0000000						
00001C90	00000000 00000000			1310+ 1311+*	DS	FD	gap
00001C98				1311+" 1312+X18	DS	0F	
00001C98	4110 8EF8		000010F8	1312+A16 1313+	LA	R1, V1FUDGE	load v21 fudge
00001C98	E751 0000 0806		00001018	1313+ 1314+	VL	v21, 0(R1)	Toau Val Tuuge
00001C9C	E310 5024 0014		00000000	1315+	LGF	R1, V2ADDR	load v2 source
00001CA2	E761 0000 0806		00000024	1315+ 1316+	VL	v22, O(R1)	use v21 to test decoder
00001CA8	E756 0010 0C5C		0000000	1310+ 1317+		V22, U(R1) V21, V22, 0, 1	test instruction
00001CRE	B98D 0020			1318+		R2, R0	extract psw
00001CB4	5020 500C		000000C	1319+	ST	R2, CCPSW	to save CC
00001CBC	E750 5040 080E		0000000C	1320+	VST	V21, V1018	save v1 output
00001CC2	07FB		00001000	1321+	BR	R11	return
00001CC4	0.12			1322+RE18	DC	OF	V1 for this test
00001CC4				1323+	DROP	R5	VI 101 cm5 ccsc
00001CC4	01020304 05060700			1324	DC	_	05060700 00000000 00000000' v1
00001CCC	0000000 0000000						, ,
00001CD4	01020304 05060700			1325	DC	XL16' 01020304	05060700 090A0B0C 0D0E0F10' v2
00001CDC	O9OAOBOC ODOEOF10						
				1326			
				1327	VRR_A	VISTR, 0, 1, 0	
00001CE8				1328+	DS	OFD	
00001CE8		00001CE8		1329+	USING		base for test data and test routine
00001CE8	00001D40			1330+T19	DC	A(X19)	address of test routine
00001CEC	0013			1331+	DC	H' 19'	test number
00001CEE	00			1332+	DC	X' 00'	
00001CEF	00			1333+	DC	HL1' 0'	MB used
00001CF0	01			1334+	DC	HL1' 1'	M5 used
00001CF1	00			1335+	DC	HL1' 0'	CC
00001CF2	07			1336+	DC	Ш1' 7'	CC failed mask
00001CF4	$00000000 \ 00000000$			1337+	DS	2F X' FF'	extracted PSW after test (has CC)
00001CFC 00001CFD	FF E5C9E2E3 D9404040			1338+ 1339+	DC DC	CL8' VISTR'	extracted CC, if test failed instruction name
00001CFD 00001D08	00001D6C			1340+	DC	A(RE19)	address of v1 result
00001D08	00001D6C 00001D7C			1340+ 1341+	DC	A(RE19) A(RE19+16)	address of v1 result address of v2 source
00001D0C	00001D7C 00001D8C			1342+	DC DC	A(RE19+10) A(RE19+32)	address of v2 source
00001D10	00001080			1343+	DC	A(16)	result length
00001D14	000010 00001D6C			1344+REA19	DC	A(RE19)	result address
00001D10	00000000 00000000			1345+	DS	FD	
00001D28	0000000 00000000			1346+V1019	DS	XL16	gap V1 output
	0000000 0000000						
00001D30				1347+	DS	FD	don
00001D30 00001D38				134/+	D O		gap
	00000000 00000000			1348+*	Ъ		gap
					DS	0F	gap
00001D38			000010F8	1348+*			load v21 fudge
00001D38 00001D40	00000000 00000000 4110 8EF8 E751 0000 0806		000010F8 00000000	1348+* 1349+X19	DS LA VL	0F R1, V1FUDGE v21, 0(R1)	load v21 fudge
00001D38 00001D40 00001D40 00001D44 00001D4A	00000000 00000000 4110 8EF8 E751 0000 0806 E310 5024 0014		00000000 00000024	1348+* 1349+X19 1350+ 1351+ 1352+	DS LA VL LGF	OF R1, V1FUDGE v21, O(R1) R1, V2ADDR	load v21 fudge load v2 source
00001D38 00001D40 00001D40 00001D44	00000000 00000000 4110 8EF8 E751 0000 0806		00000000	1348+* 1349+X19 1350+ 1351+ 1352+	DS LA VL	0F R1, V1FUDGE v21, 0(R1)	load v21 fudge

LOC OBJECT CODE ADDR1 ADDR2 STMT 00001D56 E756 0010 0C5C 1354+ VISTR V21, V22, 0, 1 test instruction 00001D5C B98D 0020 1355+ EPSW R2, R0 extract psw 00001D60 5020 500C 0000000C 1356+ ST R2, CCPSW to save CC 00001D64 E750 5040 080E 00001D28 1357+ VST V21, V1019 save v1 output 00001D6C 1359+RE19 DC OF V1 for this test 00001D6C 1360+ DROP PS 00001D74 00000000 00000000 1361 DC XL16'01020304 05060000 00000000 00000000 v1 00001D7C 01020304 05060008 1362 DC XL16'01020304 05060008 090A0B0C 0D0E0F10' v2 00001D84 090A0B0C 0D0E0F10 1363 VRR_A VISTR, 0, 1, 0	
00001D5C B98D 0020 1355+ EPSW R2, R0 extract psw 00001D60 5020 500C 0000000C 1356+ ST R2, CCPSW to save CC 00001D64 E750 5040 080E 00001D28 1357+ VST V21, V1019 save v1 output 00001D6C 00001D6C 1359+RE19 DC 0F V1 for this test 00001D6C 01020304 05060000 1361 DC XL16' 01020304 05060000 00000000' v1 00001D74 00000000 00000000 1362 DC XL16' 01020304 05060008 090A0B0C 0D0E0F10' v2 00001D84 090A0B0C 0D0E0F10 1363 VRR_A VISTR, 0, 1, 0 VRR_A VISTR, 0, 1, 0	
00001D64 E750 5040 080E	
00001D6C 01020304 05060000 1360+ DROP R5 00001D74 0000000 00000000 1361 DC XL16' 01020304 05060000 00000000 v1 00001D7C 01020304 05060008 090A0B0C 0D0E0F10' V2 00001D84 090A0B0C 0D0E0F10 1363 1364 VRR_A VISTR, 0, 1, 0	
00001D7C 01020304 05060008 1362 DC XL16' 01020304 05060008 090A0B0C 0D0E0F10' v2 090A0B0C 0D0E0F10 1363 1364 VRR_A VISTR, 0, 1, 0	
1363 1364 VRR_A VISTR, 0, 1, 0	
00001D90 1365+ DS OFD	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ne
00001D96 00 1369+ DC X' 00' 0001D97 00 1370+ DC HL1' 0' MB used 00001D98 01 DC HL1' 1' M5 used 00001D90 00 1371+ DC HL1' 0' M5 used	
00001D99 00 1372+ DC HL1'0' CC 00001D9A 07 DC HL1'7' CC failed mask 00001D9C 00000000 00000000 1374+ DS 2F extracted PSW after test (has CC)	
00001DA4 FF 1375+ DC X' FF' extracted CC, if test failed 00001DA5 E5C9E2E3 D9404040 1376+ DC CL8' VI STR' instruction name 00001DB0 00001E14 DC A(RE20) address of v1 result 00001DB4 00001E24 DC A(RE20+16) address of v2 source	
00001DB8 00001E34 1379+ DC A(RE20+32) address of v3 source 00001DBC 00000010 1380+ DC A(16) result length	
00001DC8 00000000 00000000 1382+ DS FD gap 00001DD0 00000000 00000000 DS XL16 V1 output	
00001DD8 00000000 00000000 00001DE0 00000000 00000000 1384+ DS FD gap 1385+*	
00001DE8 1386+X20 DS 0F 00001DE8 4110 8EF8 000010F8 1387+ LA R1, V1FUDGE load v21 fudge 00001DEC E751 0000 0806 00000000 1388+ VL v21, 0(R1)	
00001DF2 E310 5024 0014 00000024 1389+ LGF R1, V2ADDR load v2 source 00001DF8 E761 0000 0806 0000000 1390+ VL v22, 0(R1) use v21 to test decoder 00001DF4 E756 0010 0C5C 1391+ VISTR V21, V22, 0, 1 test instruction	
00001E04 B98D 0020 1392+ EPSW R2, R0 extract psw 00001E08 5020 500C 000000C 1393+ ST R2, CCPSW to save CC 00001E0C E750 5040 080E 00001DD0 1394+ VST V21, V1020 save v1 output	
00001E12 07FB 1395+ BR R11 return 00001E14 000001E14 0000001E14 000001E14 0000001E14 000001E14 000001E14 000001E14 000001E14 000001E14 000001E14 000001E14 0000001E14 0000001E14 0000001E14 0000001E14 0000000000	
00001E14 01020304 05000000 1398 DC XL16' 01020304 05000000 000000000' v1 00001E1C 00000000 000000000 00001E24 01020304 05000708 1399 DC XL16' 01020304 05000708 090A0B0C 0D0E0F10' v2	
00001E2C	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ne

DS

DS

FD

XL16

V1 output

1456+

1457+V1022

00001F18

00001F20

0000000 00000000

DC

XL16' 01020000 00000000 00000000 00000000'

v1

1509

0000200C

ASMA Ver.	0. 7. 0 zvector-e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002014 0000201C 00002024	00000000 00000000 01020004 05060708 090A0B0C 0D0E0F10			1510	DC	XL16' 01020004	05060708 090A0B0C 0D0E0F10' v2
00002024	OSONOBOC ODOEOF10			1511 1512	VRR A	VI STR, 0, 1, 0	
00002030				1513+	DS DS	OFD	
00002030		00002030		1514+	USING		base for test data and test routine
00002030	00002088			1515+T24	DC	A(X24)	address of test routine
00002034	0018			1516+	DC	H' 24'	test number
00002036	00			1517+	DC	X' 00'	10
00002037	00			1518+	DC	HL1' 0'	MB used
00002038 00002039	01 00			1519+ 1520+	DC DC	HL1' 1' HL1' 0'	M5 used CC
00002039 0000203A	07			1520+ 1521+	DC DC	HL1' 7'	CC failed mask
0000203A	00000000 00000000			1522+	DS	2F	extracted PSW after test (has CC)
00002044	FF			1523+	DC	X' FF'	extracted CC, if test failed
00002045	E5C9E2E3 D9404040			1524+	DC	CL8' VISTR'	instruction name
00002050	000020B4			1525+	DC	A(RE24)	address of v1 result
00002054	000020C4			1526+	DC	A(RE24+16)	address of v2 source
00002058	000020D4			1527+	DC	A(RE24+32)	address of v3 source
0000205C	00000010			1528+	DC	A(16)	result length
00002060 00002068	000020B4 00000000 00000000			1529+REA24 1530+	DC DS	A(RE24) FD	result address
00002008	0000000 0000000			1531+V1024	DS	XL16	gap V1 output
00002078	0000000 00000000			1001 11021	DO	ALIO	vi oucpuc
00002080	0000000 00000000			1532+	DS	FD	gap
				1533+*			
00002088				1534+X24	DS	OF	
00002088	4110 8EF8		000010F8	1535+	LA	R1, V1FUDGE	load v21 fudge
0000208C 00002092	E751 0000 0806 E310 5024 0014		00000000 00000024	1536+ 1537+	VL LGF	v21, 0(R1) R1, V2ADDR	load v2 source
00002092	E761 0000 0806		00000024	1538+	VL	v22, O(R1)	use v21 to test decoder
	E756 0010 0C5C		0000000	1539+		V21, V22, 0, 1	test instruction
000020A4	B98D 0020			1540+	EPSW	R2, R0	extract psw
000020A8	5020 500C		000000C	1541+	ST	R2, CCPSW	to save CC
000020AC	E750 5040 080E		00002070	1542+	VST	V21, V1024	save v1 output
000020B2	07FB			1543+	BR	R11	return
000020B4 000020B4				1544+RE24 1545+	DC DROP	OF R5	V1 for this test
000020B4	01000000 00000000			1545+ 1546	DKOP		00000000 00000000 00000000' v1
000020BC	0000000 00000000			1010	ЪС	ALIO OTOOOOO	VI
000020C4	01000304 05060708			1547	DC	XL16' 01000304	05060708 090A0B0C 0D0E0F10' v2
000020CC	O9OAOBOC ODOEOF10			1548			
				1549	VRR A	VI STR, 0, 1, 0	
000020D8				1550+	DS DS	0FD	
000020D8		000020D8		1551+	USING		base for test data and test routine
000020D8	00002130			1552+T25	DC	A(X25)	address of test routine
000020DC	0019			1553+	DC	H' 25'	test number
000020DE	00			1554+	DC	X' 00'	MD ugod
000020DF 000020E0	00 01			1555+ 1556+	DC DC	HL1' 0' HL1' 1'	MB used M5 used
000020E0 000020E1	00			1550+ 1557+	DC DC	HL1'0'	CC Wb used
000020E1	07			1558+	DC	HL1' 7'	CC failed mask
000020E4	0000000 00000000			1559+	DS	2F	extracted PSW after test (has CC)
000020EC	FF			1560+	DC	X' FF'	extracted CC, if test failed

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			8
				1586 *halfword			
				1587	VRR_A	VISTR, 1, 1, 3	
00002180				1588+	DS	OFD	
00002180		00002180		1589 +	USING		base for test data and test routine
00002180	000021D8			1590+T26	DC	A(X26)	address of test routine
00002184	001A			1591+	DC	H' 26'	test number
00002186	00			1592+	DC	X' 00'	
00002187	01			1593+	DC	HL1' 1'	MB used
00002188	01			1594+	DC	HL1' 1'	M5 used
00002189	03			1595+	DC	HL1'3'	CC
0000218A	0E			1596+	DC	HL1' 14'	CC failed mask
0000218C	0000000 00000000			1597+	DS	2F	extracted PSW after test (has CC)
00002194	FF			1598+	DC	X' FF'	extracted CC, if test failed
00002195	E5C9E2E3 D9404040			1599+	DC	CL8' VISTR'	instruction name
000021A0	00002204			1600+	DC	A(RE26)	address of v1 result
000021A4	00002214			1601+	DC	A(RE26+16)	address of v2 source
000021A8	00002224			1602+	DC	A(RE26+32)	address of v3 source
000021AC	00000010 00002204			1603+	DC	A(16)	result length
000021B0 000021B8	00002204			1604+REA26 1605+	DC DS	A(RE26) FD	result address
000021B8	0000000 0000000			1605+ 1606+V1026	DS DS	XL16	gap V1 output
000021C0 000021C8	0000000 0000000			1000+11020	סמ	AL10	V1 output
000021C8	0000000 0000000			1607+	DS	FD	gan
00002100	0000000 0000000			1608+*	טע	ΓU	gap
000021D8				1609+X26	DS	OF	
000021D8	4110 8EF8		000010F8	1610+	LA	R1, V1FUDGE	load v21 fudge
000021DC	E751 0000 0806		00000000	1611+	VL	v21, 0(R1)	Tout val Tuuge
000021E2	E310 5024 0014		00000024	1612+	ĹĠF	R1, V2ADDR	load v2 source
000021E8	E761 0000 0806		00000000	1613+	VL	v22, 0(R1)	use v21 to test decoder
000021EE	E756 0010 1C5C			1614+	VISTR	V21, V22, 1, 1	test instruction
000021F4	B98D 0020			1615+	EPSW	R2, R0	extract psw
000021F8	5020 500C		000000C	1616+	ST	R2, CCPSW	to save CC
000021FC	E750 5040 080E		000021C0	1617+	VST	V21, V1026	save v1 output
00002202	O7FB			1618+	BR	R11	return
00002204				1619+RE26	DC	0F	V1 for this test
00002204				1620+		R5	
00002204	8888888 77777777			1621	DC	XL16' 88888888	7777777 66666666 55555555' v1
0000220C	66666666 55555555			1000	DC	WI 401 00000000	MANAGAM 0000000 EFFEFF
00002214 0000221C	8888888 7777777 6666666 5555555			1622	DC	YT10, 88888888	7777777 66666666 55555555' v2
UUUULLIU	0000000 0000000			1623			
				1624	VRR A	VISTR, 1, 1, 0	
00002228				1625+	DS DS	0FD	
00002228		00002228		1626+	USING		base for test data and test routine
00002228	00002280	00000000		1627+T27	DC	A(X27)	address of test routine
0000222C	001B			1628+	DC	H' 27'	test number
0000222E	00			1629+	DC	X' 00'	
0000222F	01			1630+	DC	HL1' 1'	MB used
00002230	01			1631+	DC	HL1' 1'	M5 used
00002231	00			1632+	DC	HL1' 0'	CC
00002232	07			1633+	DC	HL1' 7'	CC failed mask
00002234	00000000 00000000			1634+	DS	2F	extracted PSW after test (has CC)
0000223C	FF			1635+	DC	X' FF'	extracted CC, if test failed
0000223D	E5C9E2E3 D9404040			1636+	DC	CL8' VISTR'	instruction name
00002248	000022AC			1637+	DC	A(RE27)	address of v1 result
0000224C	000022BC			1638+	DC	A(RE27+16)	address of v2 source

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002250	000022CC			1639+	DC	A(RE27+32)	address of v3 source
00002254	00000010			1640+	DC	A(16)	result length
00002258	000022AC			1641+REA27	DC	A(RE27)	result address
00002260	00000000 00000000			1642+	DS	FD	
00002268	00000000 00000000			1643+V1027	DS	XL16	gap V1 output
00002270	00000000 00000000			2010: 1202:			12 Suspens
00002278	00000000 00000000			1644+	DS	FD	gap
				1645+*			8°T
00002280				1646+X27	DS	0F	
00002280	4110 8EF8		000010F8	1647+	LA	R1, V1FUDGE	load v21 fudge
00002284	E751 0000 0806		00000000	1648+	VL	v21, 0(R1)	
0000228A	E310 5024 0014		00000024	1649+	LGF	R1, V2ADDR	load v2 source
00002290	E761 0000 0806		00000000	1650+	VL	v22, 0(R1)	use v21 to test decoder
00002296	E756 0010 1C5C			1651+		V21, V22, 1, 1	test instruction
0000229C	B98D 0020			1652+	EPSW	R2, R0	extract psw
000022A0	5020 500C		000000C	1653+	ST	R2, CCPSW	to save CC
000022A4	E750 5040 080E		00002268	1654+	VST	V21, V1027	save v1 output
000022AA	07FB			1655+	BR	R11	return
000022AC				1656+RE27	DC	0F	V1 for this test
000022AC				1657+	DROP	R5	
000022AC	8888888 77777777			1658	DC		7777777 6666666 55550000' v1
000022B4	66666666 55550000						
000022BC	8888888 77777777			1659	DC	XL16' 88888888	7777777 6666666 55550000' v2
000022C4	66666666 55550000						
				1660			
				1661	VRR A	VI STR, 1, 1, 0	
000022D0				1662+	DS	OFD	
000022D0		α		1000	TIOTIO	* DE	1 0 1
		000022D0		1663+	USI NG		base for test data and test routine
000022D0	00002328	00002200		1664+T28	DC	A(X28)	base for test data and test routine address of test routine
000022D4	001C	00002200		1664+T28 1665+	DC DC	A(X28) H' 28'	
000022D4 000022D6	001C 00	00002200		1664+T28 1665+ 1666+	DC DC DC	A(X28) H' 28' X' 00'	address of test routine test number
000022D4 000022D6 000022D7	001C 00 01	00002200		1664+T28 1665+ 1666+ 1667+	DC DC DC DC	A(X28) H' 28' X' 00' HL1' 1'	address of test routine test number MB used
000022D4 000022D6 000022D7 000022D8	001C 00 01 01	00002200		1664+T28 1665+ 1666+ 1667+ 1668+	DC DC DC DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1'	address of test routine test number M3 used M5 used
000022D4 000022D6 000022D7 000022D8 000022D9	001C 00 01 01 00	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+	DC DC DC DC DC DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0'	address of test routine test number MB used M5 used CC
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA	001C 00 01 01 00 07	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+	DC DC DC DC DC DC DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7'	address of test routine test number MB used M5 used CC CC failed mask
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022DC	001C 00 01 01 00 07 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+	DC DC DC DC DC DC DC DC DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC)
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022DC 000022E4	001C 00 01 01 00 07 00000000 00000000 FF	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+	DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF'	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
000022D4 000022D6 000022D7 000022D8 000022D9 000022DC 000022DC 000022E4 000022E5	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+	DC	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR'	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022DC 000022E4 000022E5 000022F0	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022DC 000022E4 000022F0 000022F0 000022F4	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022F8	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022F8 000022FC 00002300	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010 00002354	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28)	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022FC 00002300 00002308	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002374 00000010 00002354 000002354 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 000022FC 00002300 00002308 00002310	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002354 00000010 00002354 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28)	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 000022FC 00002300 00002310 00002318	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010 00002354 00000000 00000000 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1678+REA28 1679+ 1680+V1028	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 000022FC 00002300 00002308 00002310	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002354 00000010 00002354 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 000022FC 00002300 00002310 00002318 00002320	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010 00002354 00000000 00000000 00000000 00000000	00002200		1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
000022D4 000022D6 000022D7 000022D8 000022D9 000022DC 000022E4 000022E5 000022F0 000022F4 000022FC 00002300 00002310 00002310 00002320	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002374 000002354 000002354 00000000 00000000 00000000 00000000 00000000	00002200	00001059	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022FC 00002300 00002308 00002310 00002328 00002328	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002354 00002354 00000010 00002354 00000000 00000000 00000000 00000000 00000000	00002200	000010F8	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 00002300 00002308 00002310 00002318 00002320 00002328 00002328	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002354 00002354 00000010 00002354 00000000 00000000 00000000 00000000 00000000	00002200	0000000	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028 1681+ 1682+* 1683+X28 1684+ 1685+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE v21, O(R1)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022F8 00002300 00002308 00002310 00002310 00002320 00002328 00002328 0000232C 00002332	001C 00 01 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002354 00002354 000002354 00000010 00002354 00000000 00000000 00000000 00000000 00000000	00002200	$00000000 \\ 00000024$	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028 1681+ 1682+* 1683+X28 1684+ 1685+ 1686+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source
000022D4 000022D6 000022D7 000022D8 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022FC 00002308 00002310 00002310 00002318 00002320 00002328 00002328 00002328 00002328	001C 00 01 01 00 07 00000000 000000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010 00002354 00000000 00000000 00000000 00000000 00000000	00002200	0000000	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1678+REA28 1679+ 1680+V1028 1681+ 1682+* 1683+X28 1684+ 1685+ 1686+ 1687+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1)	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source use v21 to test decoder
000022D4 000022D7 000022D8 000022D9 000022DA 000022DC 000022E4 000022E5 000022F0 000022F4 000022FC 00002300 00002310 00002310 00002310 00002320 00002320 00002320 00002328 0000232C 00002332 0000233E	001C 00 01 01 00 07 00000000 000000000 FF E5C9E2E3 D9404040 00002354 00002364 00002354 00000010 00002354 00000000 00000000 00000000 00000000 00000000	00002200	$00000000 \\ 00000024$	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028 1681+ 1682+* 1683+X28 1684+ 1685+ 1686+ 1687+ 1688+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1) V21, V22, 1, 1	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source use v21 to test decoder test instruction
000022D4 000022D6 000022D7 000022D8 000022D9 000022DA 000022E4 000022E5 000022F0 000022F4 000022F8 00002308 00002310 00002310 00002318 00002320 00002328 00002328 00002328 00002328	001C 00 01 01 00 07 00000000 000000000 FF E5C9E2E3 D9404040 00002354 00002364 00002374 00000010 00002354 00000000 00000000 00000000 00000000 00000000	OOOOZZDO	$00000000 \\ 00000024$	1664+T28 1665+ 1666+ 1667+ 1668+ 1669+ 1670+ 1671+ 1672+ 1673+ 1674+ 1675+ 1676+ 1677+ 1678+REA28 1679+ 1680+V1028 1681+ 1682+* 1683+X28 1684+ 1685+ 1686+ 1687+ 1688+ 1689+	DC D	A(X28) H' 28' X' 00' HL1' 1' HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE28) A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16 FD OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1)	address of test routine test number M3 used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge load v2 source use v21 to test decoder

		- 08- VI STR					25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000234C	E750 5040 080E		00002310	1691+	VST	V21, V1028	save v1 output
0002352	07FB			1692+	BR	R11	return
0002354				1693+RE28	DC	0F	V1 for this test
0002354				1694+	DROP	R5	12 202 0000
0002354	8888888 77777777			1695	DC		7777777 66666666 00000000' v1
000235C	6666666 00000000			1000	20		
0002364	8888888 7777777			1696	DC	XI 16' 8888888	7777777 66666666 00005555' v2
000236C	66666666 00005555			1000	ЪС	ALIO GOGGGGGG	7777777 0000000 00000000 V2
0002000	00000000 00000000			1697			
				1698	VRR A	VISTR, 1, 1, 0	
0002378				1699+	DS	0FD	
0002378		00002378		1700+	USING		base for test data and test routine
002378	000023D0	00002376		1700+ 1701+T29	DC	A(X29)	address of test routine
002378 000237C	000023D0 001D			1701+129 1702+	DC	H' 29'	test number
00237E	0010				DC	X' 00'	test number
00237E	00 01			1703+ 1704+	DC DC	ML1' 1'	MB used
00237F	01			1704+ 1705+	DC DC	HL1' 1'	
							M5 used
0002381	00			1706+	DC	III.1' 0'	CC foiled mak
0002382	07			1707+	DC	Щ1'7'	CC failed mask
002384	00000000 00000000			1708+	DS	2F	extracted PSW after test (has CC)
00238C	FF			1709+	DC	X' FF'	extracted CC, if test failed
000238D	E5C9E2E3 D9404040			1710+	DC	CL8' VISTR'	instruction name
0002398	000023FC			1711+	DC	A(RE29)	address of v1 result
000239C	0000240C			1712+	DC	A(RE29+16)	address of v2 source
0023A0	0000241C			1713+	DC	A(RE29+32)	address of v3 source
00023A4	0000010			1714+	DC	A(16)	result length
00023A8	000023FC			1715+REA29	DC	A(RE29)	result address
00023B0	0000000 00000000			1716+	DS	FD	gap
00023B8	00000000 00000000			1717+V1029	DS	XL16	Ĭ1 [*] output
00023C0	0000000 00000000						
00023C8	0000000 00000000			1718+	DS	FD	gap
				1719+*			
00023D0				1720+X29	DS	0F	
00023D0	4110 8EF8		000010F8	1721+	LA	R1, V1FUDGE	load v21 fudge
00023D4	E751 0000 0806		00000000	1722+	\mathbf{VL}	v21, 0(R1)	· ·
00023DA	E310 5024 0014		00000024	1723+	LGF	R1, V2ÀDDR	load v2 source
00023E0	E761 0000 0806		00000000		VL	v22, 0(R1)	use v21 to test decoder
00023E6	E756 0010 1C5C			1725+		V21, V22, 1, 1	test instruction
00023EC	B98D 0020			1726+		R2, R0	extract psw
00023F0	5020 500C		000000C	1727+	ST	R2, CCPSW	to save CC
00023F4	E750 5040 080E		000023B8	1728+	VST	V21, V1029	save v1 output
0023FA	07FB			1729+	BR	R11	return
00023FC				1730+RE29	DC	0F	V1 for this test
00023FC				1731+	DROP	R5	202 020 0000
0023FC	8888888 7777777			1732	DC		7777777 66660000 00000000' v1
002404	66660000 000000000				20		
00240C	8888888 7777777			1733	DC	XI.16' 8888888	7777777 66660000 55555555' v2
002414	66660000 55555555			1700	DU	VIII 00000000	7777777 00000000 00000000 Y&
006414	0000000 33333333			1734			
				1734	VDD A	VISTP 1 1 0	
000400						VI STR, 1, 1, 0	
002420		00000400		1736+	DS	OFD * DF	has for tost data and that worth
0002420	00009479	00002420		1737+	USING		base for test data and test routine
0002420	00002478			1738+T30	DC	A(X30)	address of test routine
0002424	001E			1739+	DC	H' 30'	test number
	00			1740+	DC	X' 00'	
0002426 0002427	01			1741+	DC	HL1' 1'	MB used

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00002428				1742+	DC	HL1' 1'	M5 used	
00002429	00			1743+	DC	HL1' 0'	CC	
0000242A	07			1744+	DC	肚1'7'	CC failed mask	
0000242C	00000000 00000000			1745+	DS	2F	extracted PSW after test (has CC)	
00002434	FF			1746+	DC	X' FF'	extracted CC, if test failed	
00002435	E5C9E2E3 D9404040			1747+	DC	CL8' VISTR'	instruction name	
00002440	000024A4			1748+	DC	A(RE30)	address of v1 result	
00002444 00002448	000024B4 000024C4			1749+ 1750+	DC DC	A(RE30+16)	address of v2 source address of v3 source	
00002448 0000244C	00002404			1750+ 1751+	DC DC	A(RE30+32)		
00002440	0000010 000024A4			1751+ 1752+REA30	DC DC	A(16) A(RE30)	result length result address	
00002450	0000000 00000000			1752+REASU	DS	FD		
00002458	0000000 0000000			1754+V1030	DS DS	XL16	gap V1 output	
00002400	0000000 0000000			1734771030	DO	ALIU	vi oucpuc	
00002400	0000000 00000000			1755+	DS	FD	gap	
30002110				1756+*	2.0		5"r	
00002478				1757+X30	DS	OF		
00002478	4110 8EF8		000010F8	1758+	LA	R1, V1FUDGE	load v21 fudge	
0000247C	E751 0000 0806		00000000	1759+	VL	v21, 0(R1)		
00002482	E310 5024 0014		00000024	1760+	LGF	R1, V2ADDR	load v2 source	
00002488	E761 0000 0806		00000000	1761+	VL	v22, 0(R1)	use v21 to test decoder	
0000248E	E756 0010 1C5C			1762+	VISTR	V21, V22, 1, 1	test instruction	
00002494	B98D 0020			1763+	EPSW	R2, R0	extract psw	
00002498	5020 500C		000000C	1764+	ST	R2, CCPSW	to save CC	
0000249C	E750 5040 080E		00002460	1765+	VST	V21, V1030	save v1 output	
000024A2	07FB			1766+	BR	R11	return	
000024A4				1767+RE30	DC	0F	V1 for this test	
000024A4				1768+	DROP	R5		
000024A4				1769	DC	XL16' 88888888	7777777 00000000 00000000' v1	
000024AC	00000000 00000000			1770	D.C	VI 101 00000000		
000024B4 000024BC	8888888 7777777 00006666 5555555			1770	DC	YF10, 98999988	7777777 00006666 55555555' v2	
				1771				
				1772		VISTR, 1, 1, 0		
000024C8		00000460		1773+	DS	OFD		
000024C8	00000500	000024C8		1774+	USING		base for test data and test routine	
000024C8	00002520			1775+T31	DC	A(X31)	address of test routine	
000024CC	001F			1776+	DC	H' 31'	test number	
000024CE 000024CF	00 01			1777+ 1778+	DC DC	X' 00' HL1' 1'	MB used	
000024CF 000024D0	01			1778+ 1779+	DC DC	HL1'1'	M5 used	
000024D0 000024D1	00			1780+	DC	HL1' 0'	CC	
000024D1 000024D2	07			1781+	DC DC	HL1' 7'	CC failed mask	
000024D2 000024D4	00000000 00000000			1782+	DS	2F	extracted PSW after test (has CC)	
000024D4	FF			1783+	DC	X' FF'	extracted CC, if test failed	
000024DD	E5C9E2E3 D9404040			1784+	DC	CL8' VISTR'	instruction name	
000024E8	0000254C			1785+	DC	A(RE31)	address of v1 result	
000024EC	0000255C			1786+	DC	A(RE31+16)	address of v2 source	
000024F0	0000256C			1787+	DC	A(RE31+32)	address of v3 source	
000024F4	00000010			1788+	DC	A(16)	result length	
000024F8	0000254C			1789+REA31	DC	A(RE31)	result address	
00002500	0000000 00000000			1790+	DS	FD	gap V1 output	
00002508	0000000 0000000			1791+V1031	DS	XL16	V1 output	
00002510	00000000 00000000							
00002518	00000000 00000000			1792+	DS	FD	gap	
				1793+*				

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page	40
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00002520 00002520	4110 8EF8		000010F8	1794+X31 1795+	DS LA	OF R1, V1FUDGE	load v21 fudge	
0000252A	E751 0000 0806 E310 5024 0014		00000024	1796+ 1797+	VL LGF	v21, 0(R1) R1, V2ADDR	load v2 source	
	E761 0000 0806 E756 0010 1C5C R98D 0020		0000000	1798+ 1799+ 1800+	VISTR	v22, 0(R1) V21, V22, 1, 1 R2, R0	use v21 to test decoder test instruction extract psw	
00002540	5020 500C E750 5040 080E		0000000C 00002508	1801+ 1802+	ST VST	R2, CCPSW V21, V1031	to save CC	
0000254A 0000254C	07FB		00002308	1802+ 1803+ 1804+RE31	BR DC	R11 0F	save v1 output return V1 for this test	
	8888888 77770000 00000000 00000000			1805+ 1806	DROP DC	R5 XL16' 88888888	77770000 00000000 00000000' v1	
0000255C	8888888 77770000 6666666 5555555			1807	DC	XL16' 88888888	77770000 66666666 55555555' v2	
				1808 1809	VRR A	VI STR, 1, 1, 0		
00002570 00002570		00002570		1810+ 1811+	DS USING	OFD	base for test data and test routine	
00002570 00002574	0020	00002370		1812+T32 1813+	DC DC	A(X32) H' 32'	address of test routine test number	
00002576 00002577				1814+ 1815+	DC DC	X' 00' HL1' 1'	MB used	
00002578 00002579	00			1816+ 1817+	DC DC	HL1' 1' HL1' 0'	M5 used CC	
	07 00000000 00000000 FF			1818+ 1819+ 1820+	DC DS DC	HL1' 7' 2F X' FF'	CC failed mask extracted PSW after test (has CC) extracted CC, if test failed	
00002585 00002590	E5C9E2E3 D9404040 000025F4			1821+ 1822+	DC DC	CL8' VISTR' A(RE32)	instruction name address of v1 result	
				1823+ 1824+ 1825+	DC DC DC	A(RE32+16) A(RE32+32) A(16)	address of v2 source address of v3 source result length	
000025A0	0000010 000025F4 00000000 00000000			1826+REA32 1827+	DC DS	A(RE32) FD	result address	
000025B0 000025B8	00000000 00000000 0000000 00000000			1828+V1032	DS	XL16	gap V1 output	
000025C0 000025C8	0000000 00000000			1829+ 1830+* 1831+X32	DS DS	FD OF	gap	
000025C8 000025CC	4110 8EF8 E751 0000 0806			1832+ 1833+	LA VL	R1, V1FUDGE v21, O(R1)	load v21 fudge	
000025D8 000025DE	E310 5024 0014 E761 0000 0806 E756 0010 1C5C		00000024 00000000	1834+ 1835+ 1836+	LGF VL VI STR	R1, V2ADDR v22, 0(R1) V21, V22, 1, 1	load v2 source use v21 to test decoder test instruction	
000025E8	B98D 0020 5020 500C E750 5040 080E		0000000C 000025B0	1837+ 1838+ 1839+	EPSW ST VST	R2, R0 R2, CCPSW V21, V1032	extract psw to save CC save v1 output	
000025F2 000025F4	07FB		0000£3 D 0	1840+ 1841+RE32	BR DC	R11 OF	return V1 for this test	
	8888888 00000000			1842+ 1843	DROP DC	R5 XL16' 88888888	00000000 00000000 00000000' v1	
00002604	00000000 00000000 8888888 00007777 66666666 55555555			1844	DC	XL16' 88888888	00007777 66666666 55555555' v2	

	0. 7. 0 zvector- e7- (25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1845	VDD A	VICTO 1 1 0	
00002618				1846 1847+	DS DS	VI STR, 1, 1, 0 OFD	
00002618		00002618		1848+	USING		base for test data and test routine
00002618	00002670			1849+T33	DC	A(X33)	address of test routine
0000261C	0021			1850+	DC	Н' 33'	test number
	00			1851+	DC	X' 00'	10 J
0000261F 00002620	01 01			1852+ 1853+	DC DC	HL1' 1' HL1' 1'	MB used M5 used
0002620	00			1854+	DC DC	HL1' 0'	CC CC
0002622	07			1855+	DC	HL1' 7'	CC failed mask
0002624	0000000 00000000			1856+	DS	2F	extracted PSW after test (has CC)
0000262C	FF			1857+	DC	X' FF'	extracted CC, if test failed
000262D	E5C9E2E3 D9404040 0000269C			1858+ 1859+	DC DC	CL8' VISTR'	instruction name address of v1 result
00002638 0000263C	0000269C 000026AC			1860+	DC DC	A(RE33) A(RE33+16)	address of v1 result address of v2 source
0002640	000026BC			1861+	DC	A(RE33+32)	address of v3 source
0002644	0000010			1862+	DC	A(16)	result length
00002648	0000269C			1863+REA33	DC	A(RE33)	result address
00002650	00000000 00000000			1864+	DS	FD	gap V1 output
00002658 00002660	00000000 00000000 0000000 00000000			1865+V1033	DS	XL16	vi output
0002668	0000000 0000000			1866+	DS	FD	gap
				1867+*	20		8-r
0002670				1868+X33	DS	0F	
0002670	4110 8EF8		000010F8	1869+	LA	R1, V1FUDGE	load v21 fudge
00002674 0000267A	E751 0000 0806 E310 5024 0014		00000000 0000024	1870+ 1871+	VL LGF	v21, 0(R1) R1, V2ADDR	load v2 source
	E761 0000 0806		00000024	1872+	VL	v22, 0(R1)	use v21 to test decoder
	E756 0010 1C5C		0000000	1873+		V21, V22, 1, 1	test instruction
000268C	B98D 0020			1874+	EPSW	R2, R0	extract psw
0002690	5020 500C		000000C	1875+	ST	R2, CCPSW	to save CC
	E750 5040 080E		00002658		VST	V21, V1033	save v1 output
000269A 000269C	07FB			1877+ 1878+RE33	BR DC	R11 OF	return V1 for this test
000269C				1879+	DROP	R5	VI 101 CHIS CCSC
	88880000 00000000			1880	DC		00000000 00000000 00000000' v1
00026A4	00000000 00000000				.	TT 401 00000000	
	88880000 77777777			1881	DC	XL16' 88880000	7777777 66666666 55555555' v2
00026B4	66666666 55555555			1882			
				1883	VRR A	VI STR, 1, 1, 0	
00026C0				1884+	DS	OFD	
00026C0	00000745	000026C0		1885+	USING		base for test data and test routine
00026C0	00002718			1886+T34	DC	A(X34)	address of test routine
00026C4 00026C6	0022 00			1887+ 1888+	DC DC	H' 34' X' 00'	test number
00026C7	01			1889+	DC	HL1' 1'	M3 used
00026C8	01			1890+	DC	HL1' 1'	M5 used
00026C9	00			1891+	DC	HL1' 0'	CC
00026CA	07			1892+	DC	Щ1' 7'	CC failed mask
00026CC	00000000 00000000 FF			1893+ 1894+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
10009KNA	11						
000026D4 000026D5	E5C9E2E3 D9404040			1895+	DC	CL8' VISTR'	instruction name
00026D5 00026E0	E5C9E2E3 D9404040 00002744 00002754			1895+ 1896+ 1897+	DC DC DC	CL8' VISTR' A(RE34) A(RE34+16)	instruction name address of v1 result

ASMA Ver.	0. 7. 0 zvector- e7- 08	3- VISTR					25 Feb 2025 14	: 05: 50	Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000026E8	00002764				DC	A(RE34+32)	address of v3 source			
000026EC 000026F0	00000010 00002744				DC DC	A(16) A(RE34)	result length result address			
000026F8	0000000 00000000				DS DS	FD				
00002700	0000000 00000000				DS	XL16	gap V1 output			
00002708	00000000 00000000			1000	D.C.	TD				
00002710	00000000 00000000			1903+ 1904+*	DS	FD	gap			
00002718				1905+X34	DS	0F				
00002718	4110 8EF8		000010F8		LA	R1, V1FUDGE	load v21 fudge			
0000271C	E751 0000 0806		00000000		VL	v21, 0(R1)	load vo gaunas			
00002722 00002728	E310 5024 0014 E761 0000 0806		00000024 00000000		LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder			
0000272E	E756 0010 1C5C		0000000			V22, V(R1) V21, V22, 1, 1	test instruction			
00002734	B98D 0020			1911+	EPSW	R2, R0	extract psw			
00002738	5020 500C		000000C		ST	R2, CCPSW	to save CC			
0000273C	E750 5040 080E		00002700		VST	V21, V1034	save v1 output			
00002742 00002744	07FB				BR DC	R11 OF	return V1 for this test			
00002744					DROP	R5	VI TOT CHIS CESC			
00002744	0000000 00000000				DC		0000000 0000000 00000000'	v1		
0000274C	0000000 00000000							_		
00002754	00008888 7777777			1918	DC	XL16' 00008888	7777777 66666666 55555555'	v2		
0000275C	66666666 55555555									

address of v2 source

DC

A(RE36+16)

1972 +

ASMA Ver. 0.7.0 zvector-e7-08-VISTR

00002834

000028A4

1974	ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page	44
00002881 0000001	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002848 00000000 00000000 00000000	00002838 0000283C	0000010			1974+	DC	A(16)	result length	
19000288	00002848	00000000 00000000			1976+	DS	FD		
1979+* 1980+X36	00002850 00002858				1977+V1036	DS	XL16	V1 output	
00002886 110 SEF8 0000 1981 LA R1, VIFURCE 10ad v21 fudge 0000280 0000280 1982 V. V. V. 1, 0(R1) 10ad v2 50urce 1982 10000287 10000287 10000287 10000287 10000288 100000288 100000288 100000288 100000288 100000288 100000288 100000288 100000288 100000288	00002860				1979+*			gap	
1987 1987	00002868				1981+	LA	R1, V1FUDGE	load v21 fudge	
1986 1987 020 0000288 1986 1987 57 72 71036 520 5000 50	00002872 00002878	E310 5024 0014 E761 0000 0806		00000024	1983+ 1984+	LGF VL	R1, V2ADDR v22, O(R1)	use v21 to test decoder	
0000288C 075 076 080E 0900285 1888	00002884	B98D 0020		00000000	1986+	EPSW	R2, R0	extract psw	
1990+RE36 DC OF VI for this test	0000288C 00002892	E750 5040 080E			1988+	VST	V21, V1036	save v1 output	
0000288C CCCCCCC 0000000 0000284C 00000284C 000000284C 00000284C 00000084C 00000284C 000000000 00000000 00000000 000000	00002894 00002894				1990+RE36 1991+	DC DROP	OF R5	V1 for this test	
1994 1995 VRR A VISTR, 2, 1, 0 1994 1995 VRR A VISTR, 2, 1, 0 1994 1995 VRR A VISTR, 2, 1, 0 1996 1998 1998 1998 1997 1998 1	0000289C	CCCCCCC 00000000							
000028B8						DC	XL16 AAAAAAA	BRRRRRR CCCCCCC 00000000 V2	
000028B8 00002910 1997+ 198173* DC A(X37) base for test data and test routine address of test routine address of test routine test number 000028BC 0025 1999+ DC H/37' test number 000028BF 02 2000+ DC X'00' Wood B/4 DC H/1.12' MB used 000028C0 01 2002+ DC H/1.11' M5 used Wood B/4 DC H/1.10' CC failed mask 000028C1 00 2003+ DC H/1.10' CC failed mask CC failed mask 000028C2 07 2004+ DC H/1.17' CC failed mask 000028C0 07 2006+ DC X'F' Extracted PSW after test (has CC) 00028C0 FF 2006+ DC X'F' Extracted PSW after test (has CC) 00028C1 DSSS 0000293C 2008+ DC A(RE37) DC A(RE37) address of v1 result 000028C2 DSSS 0000293C 2009+ DC A(RE37) Address of v2 source 000028E0 O000295C 2010+ DC A(RE37) address of v3 source 000028E0 0000295C 2010+ DC A(RE37) DC A(RE37) psult length 000028E0 0000296C 2012+RE337 DC A(RE37) Psult length 000028E0 0000000 0000000 2014+V1037 DS A(RE37) Psult length 00002910 0000000 00000000 00000000 00000000 0000	00000000				1995				
000028BC 0025 1999+ DC H' 37' test number 000028BF 02 2000+ DC X' 00' M5 used 000028C0 01 2002+ DC HL1' 1' M5 used 000028C1 00 2003+ DC HL1' 1' CC 000028C2 07 2004+ DC HL1' 1' CC failed mask 00028C6 0000028C 2006+ DC X' FF' extracted PSW after test (has CC) 000028C7 FF 2006+ DC X' FF' extracted CC, if test failed 000028C8 000029C 2007+ DC CL8' VISTR' instruction name 000028B0 0000293C 2008+ DC A(RE37) address of v1 result 000028B1 0000294C 2009+ DC A(RE37+16) address of v2 source 000028E4 0000291 2011+ DC A(RE37) result length 000028E5 0000290 2012+REA3 DS FD gap 0	000028B8 000028B8	00002910	000028B8		1997+	USING	*, R 5		
000028C0 00 1 2002+ DC HL1' 0' BC HL1' 1' M5 used 000028C1 00 0000000 00000000 20000000 00000000 2015+ DS 2F Extracted PSW after test (has CC) 000028C2 FF 0000028C FF 2006+ DC X' FF' Extracted PSW after test (has CC) 000028D 000028C E5C9E2S D9404040 2007+ DC CL8' VISTR' instruction name 1 instruction name 000028D 000029AC 2008+ DC A(RE37) 2008+ DC A(RE37+16) 20dress of v1 result 000028BC 000029BC 000029BC 2010+ DC A(RE37+32) 20dress of v2 source 000028BE 000029BC 000029BC 2010+ DC A(RE37+32) 20dress of v3 source 000028BB 000029BC 0000000 0000000 2012+ REA37 DC A(RE37) result length 000028BB 000029BC 0000000 0000000 0000000 2013+ DS FD gap DS FD gap 000028BB 000000 0000000 0000000 0000000 000000	000028BC 000028BE	00			2000+	DC DC	H' 37' X' 00'	test number	
000028C2 07 2004+ DC HL1'7' CC failed mask 000028C4 0000000 0000000 2005+ DS 2F extracted PSW after test (has CC) 000028C0 FF 2006+ DC X'FF' extracted CC, if test failed 000028D8 0000293C 2008+ DC A(RE37) address of v1 result 000028D0 0000294C 2009+ DC A(RE37+16) address of v2 source 000028E0 0000295C 2010+ DC A(RE37+32) address of v3 source 000028E1 0000293C 2011+ DC A(RE37) result length 000028E8 0000293C 2012+REA37 DC A(RE37) result address of v3 source 000028F0 0000000 2013+ DS FD gap 000028F8 0000000 00000000 2015+ DS FD gap 00002910 100002910 2016+* 2017+X37 DS OF DS PS 00002914 E751	000028C0	01			2002+	DC	HL1' 1'	M5 used	
000028CC FF 2006+ DC X'FF' extracted CC, if test failed 000028DB E5C9E2E3 D9404040 2007+ DC CL8'VISTR' instruction name 000028DC 0000293C 2008+ DC A(RE37) address of v1 result 000028E0 0000295C 2010+ DC A(RE37+32) address of v3 source 000028E4 0000000 2011+ DC A(RE37) result length 000028E0 0000000 2012+REA37 DC A(RE37) result address 000028F0 0000000 2013+ DS FD gap 000028F0 0000000 2014+V1037 DS FD gap 000029F0 00000000 2016+* DS FD gap 00002910 00000000 2016+* DS FD gap 00002914 E751 0000 2017+X37 DS OF DS 00002914 E751 0000 806 00000000 2019+ VL<	000028C2	07			2004+	DC	HL1' 7'	CC failed mask	
000028DC 000028E0 000029E0 000028E0 000028E4 0000020 000028E8 0000293C 000028F0 000028F0 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 0000200 00002010 0000000 00000000	000028CC 000028CD	FF			2006+	DC	X' FF'	extracted CC, if test failed	
000028E4 00000010 2011+ DC A(16) result length 000028F8 0000293C 2012+REA37 DC A(RE37) result address 000028F8 00000000 00000000 2013+ DS FD gap 00002900 00000000 00000000 2014+V1037 DS XL16 V1 output 00002910 00002910 2015+ DS FD gap 00002910 2016+* 2017+X37 DS OF 00002914 2751 0000 0806 000010F8 2018+ LA R1, V1FUDGE load v21 fudge 00002914 E751 0000 0806 00000000 2019+ VL v21, 0(R1) 00002910 E310 5024 0014 000000024 2020+ LGF R1, V2ADDR load v2 source 00002920 E761 0000 0806 00000000 2021+ VL v22, 0(R1) use v21 to test decoder 00002926 E756 0010 2C5C 2022+ VISTR V21, V22, 2, 1 test instruction 0000292C B98D 0020 2023+ EPSW R2, R0 extract psw	000028D8 000028DC	0000294C			2009+	DC	A(RE37+16)	address of v2 source	
000028F0 00000000 2013+ DS FD gap 000028F8 00000000 00000000 2014+V1037 DS XL16 V1 output 00002900 00000000 00000000 2015+ DS FD gap 00002910 00002910 2016+* 2017+X37 DS 0F 00002910 4110 8EF8 000010F8 2018+ LA R1, V1FUDGE load v21 fudge 00002914 E751 0000 0806 00000000 2019+ VL v21, 0(R1) 0000291A E310 5024 0014 0000024 2020+ LGF R1, V2ADDR load v2 source 00002920 E761 0000 0806 00000000 2021+ VL v22, 0(R1) use v21 to test decoder 00002926 E756 0010 2C5C 2022+ VISTR V21, V22, 2, 1 test instruction 0000292C B98D 0020 203+ EPSW R2, R0 extract psw	000028E0 000028E4 000028E8	0000010			2011+	DC	A(16)	result length	
00002900 00000000 00000000 2015+ DS FD gap 00002910 2016+* 2017+X37 DS 0F 00002910 4110 8EF8 000010F8 2018+ LA R1, V1FUDGE load v21 fudge 00002914 E751 0000 0806 00000000 2019+ VL v21, 0(R1) 0000291A E310 5024 0014 00000024 2020+ LGF R1, V2ADDR load v2 source 00002920 E761 0000 0806 00000000 2021+ VL v22, 0(R1) use v21 to test decoder 00002926 E756 0010 2C5C 2022+ VISTR V21, V22, 2, 1 test instruction 0000292C B980 0020 2023+ EPSW R2, R0 extract psw	000028F0 000028F8	00000000 00000000 0000000 00000000			2013+	DS	FD	gap	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 00002900 \\ 00002908 \end{array}$					DS	FD	•	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00002910	4110 8FF8		000010F8	2017+X37			load v21 fudge	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00002914 0000291A	E751 0000 0806 E310 5024 0014		00000000	2019+	VL	v21, 0(R1)	Q	
	00002920 00002926	E756 0010 2C5C		0000000	2022+	VISTR	V21, V22, 2, 1	test instruction	
	0000292C 00002930			000000C					

		ctor-e7-0						25 Feb 2025 14: 05: 50 Pag	ge 4
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
002934	E750 5040	080E		000028F8	2025+	VST	V21, V1037	save v1 output	
00293A	07FB				2026+	BR	R11	return	
00293C					2027+RE37	DC	0F	V1 for this test	
00293C					2028+	DROP	R5		
00293C	AAAAAAA B				2029	DC	XL16' AAAAAAA	BBBBBBB 00000000 00000000' v1	
002944	00000000 0								
00294C	AAAAAAA B				2030	DC	XL16' AAAAAAAA	BBBBBBB 00000000 DDDDDDDD' $v2$	
002954	00000000 D	DDDDDDD			0004				
					2031	VDD A	VICTO O 1 O		
00000					2032		VI STR, 2, 1, 0		
002960			00009060		2033+	DS	OFD * DE	has for test data and test mouting	
002960 002960	000029B8		00002960		2034+ 2035+T38	USING	A(X38)	base for test data and test routine address of test routine	
002964	0026				2036+	DC DC	H' 38'	test number	
002966	0020				2037+	DC	X' 00'	test number	
002967	02				2038+	DC	HL1'2'	M3 used	
002968	01				2039+	DC	HL1' 1'	M5 used	
002969	00				2040+	DC	HL1' 0'	CC	
00296A	07				2041+	DC	HL1' 7'	CC failed mask	
00296C	00000000 0	0000000			2042+	DS	2F	extracted PSW after test (has CC)	
002974	FF				2043+	DC	X' FF'	extracted CC, if test failed	
002975	E5C9E2E3 D	9404040			2044+	DC	CL8' VISTR'	instruction name	
002980	000029E4				2045+	DC	A(RE38)	address of v1 result	
002984	000029F4				2046+	DC	A(RE38+16)	address of v2 source	
002988	00002A04				2047+	DC	A(RE38+32)	address of v3 source	
00298C	00000010				2048+	DC	A(16)	result length	
002990	000029E4				2049+REA38	DC	A(RE38)	result address	
002998	00000000 0				2050+	DS	FD	gap	
0029A0	00000000 0				2051+V1038	DS	XL16	V1 output	
0029A8	00000000 0				0050.	DC	ED		
0029B0	00000000 0	000000			2052+ 2053+*	DS	FD	gap	
0029B8					2054+X38	DS	0F		
0029B8	4110 8EF8			000010F8	2055+	LA	R1, V1FUDGE	load v21 fudge	
0029BC	E751 0000	0806		00001013	2056+	VL	v21, 0(R1)	Todu V21 Tuuge	
0029C2	E310 5024			00000000	2057+	LGF	R1, V2ADDR	load v2 source	
0029C8	E761 0000			00000004	2058+	VL	v22, 0(R1)	use v21 to test decoder	
0029CE	E756 0010				2059+		V21, V22, 2, 1	test instruction	
0029D4	B98D 0020				2060+	EPSW	R2, R0	extract psw	
0029D8	5020 500C			000000C	2061+	ST	R2, CCPSW	to save CC	
0029DC	E750 5040	080E		000029A0	2062+	VST	V21, V1038	save v1 output	
0029E2	07FB				2063+	BR	R11	return	
0029E4					2064+RE38	DC	0F	V1 for this test	
0029E4		000000			2065+	DROP	R5	0000000 0000000 0000000	
0029E4	AAAAAAAA O				2066	DC	XL16' AAAAAAAA	00000000 00000000 00000000' v1	
0029EC	00000000 0				9067	D.C	VI 101 AAAAAAA	AAAAAAAA CCCCCCC DDDDDDDD0	
0029F4	AAAAAAAA O				2067	DC	ALIO AAAAAAA	00000000 CCCCCCC DDDDDDDD' v2	
0029FC	CCCCCCC D	עעעעעעע			2068				
					2069	VDD A	VISTR, 2, 1, 0		
002A08					2070+	DS	0FD		
UUWAUO			00002A08		2070+ 2071+	USING		base for test data and test routine	
002408			OUUU ANUU						
	00002460				2072+139	1)(.	A(X391	address of fest rollfine	
002A08 002A08 002A0C	00002A60 0027				2072+T39 2073+	DC DC	A(X39) H' 39'	address of test routine	
	00002A60 0027 00				2072+139 2073+ 2074+	DC DC DC	H' 39' X' 00'	test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00002A10 00002A11 00002A12 00002A14 00002A1C 00002A1D 00002A28	00 07 00000000 00000000 FF E5C9E2E3 D9404040 00002A8C			2076+ 2077+ 2078+ 2079+ 2080+ 2081+ 2082+	DC DC DC DS DC DC	HL1' 1' HL1' 0' HL1' 7' 2F X' FF' CL8' VI STR' A(RE39)	M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result
00002A2C 00002A30 00002A34 00002A38 00002A40 00002A48	00002A9C 00002AAC 00000010 00002A8C 00000000 00000000 00000000 00000000 000000			2083+ 2084+ 2085+ 2086+REA39 2087+ 2088+V1039	DC DC DC DC DS DS	A(RE39+16) A(RE39+32) A(16) A(RE39) FD XL16	address of v2 source address of v3 source result length result address gap V1 output
00002A58 00002A60 00002A60 00002A64	00000000 00000000 4110 8EF8 E751 0000 0806		000010F8 00000000	2089+ 2090+* 2091+X39 2092+ 2093+	DS DS LA VL	FD OF R1, V1FUDGE v21, O(R1)	gap load v21 fudge
00002A6A 00002A70 00002A76 00002A7C 00002A80	E310 5024 0014 E761 0000 0806 E756 0010 2C5C B98D 0020 5020 500C		00000024 00000000 0000000C	2094+ 2095+ 2096+ 2097+ 2098+	EPSW ST	R1, V2ADDR v22, O(R1) V21, V22, 2, 1 R2, R0 R2, CCPSW	load v2 source use v21 to test decoder test instruction extract psw to save CC
00002A8A 00002A8A 00002A8C 00002A8C	E750 5040 080E 07FB		00002A48	2099+ 2100+ 2101+RE39 2102+ 2103	VST BR DC DROP DC	V21, V1039 R11 OF R5 XL16' 00000000	save v1 output return V1 for this test 00000000 00000000 00000000' v1
00002A94 00002A9C 00002AA4	00000000 00000000 00000000 BBBBBBBB CCCCCCCC DDDDDDDD			2104 2105	DC	XL16' 00000000	BBBBBBB CCCCCCC DDDDDDDD' v2

SMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 47
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				~_0.			
				2108 * case 2 2109 *	2 - two	o zeros	CS=1
				2110 *byte			
				2111		VISTR, 0, 1, 0	
00002AB0 00002AB0		00002AB0		2112+ 2113+	DS USING	0FD * R5	base for test data and test routine
	00002B08	ООООЖИВО		2114+T40	DC	A(X40)	address of test routine
	0028			2115+	DC	H' 40'	test number
	00 00			2116+ 2117+	DC DC	X' 00' HL1' 0'	MB used
0002AB8	01			2118+	DC	HL1' 1'	M5 used
	00			2119+	DC	HL1' 0'	CC
	07 0000000 00000000			2120+ 2121+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
0002AC4	FF			2122+	DC	X' FF'	extracted CC, if test failed
	E5C9E2E3 D9404040			2123+	DC	CL8' VI STR'	instruction name
	00002B34 00002B44			2124+ 2125+	DC DC	A(RE40) A(RE40+16)	address of v1 result address of v2 source
	00002B11			2126+	DC	A(RE40+32)	address of v2 source
	00000010			2127+	DC	A(16)	result length
	00002B34 00000000 00000000			2128+REA40 2129+	DC DS	A(RE40) FD	result address
	0000000 0000000			2130+V1040	DS	XL16	gap V1 output
	0000000 00000000			0404	D.C.	TIP.	
0002B00	0000000 00000000			2131+ 2132+*	DS	FD	gap
0002B08				2133+X40	DS	0F	
	4110 8EF8		000010F8		LA	R1, V1FUDGE	load v21 fudge
	E751 0000 0806 E310 5024 0014		00000000 0000024		VL LGF	v21, O(R1) R1, V2ADDR	load v2 source
	E761 0000 0806		00000000		VL	v22, 0(R1)	use v21 to test decoder
	E756 0010 0C5C			2138+	VISTR	V21, V22, 0, 1	test instruction
	B98D 0020 5020 500C		000000C	2139+ 2140+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC
	E750 5040 080E		00002AF0	2141+	VST	V21, V1040	save v1 output
00002B32	07FB			2142+	BR	R11	return
00002B34 00002B34				2143+RE40 2144+	DC DROP	OF R5	V1 for this test
0002B34	01020304 05060708			2145	DC		05060708 090A0B0C 00000000' v1
	090A0B0C 00000000			0140	D.C.	VI 101 01000004 0	77000700 00040D0C 000E0E00!0
	01020304 05060708 090A0B0C 000E0F00			2146	DC	AL10 01020304 0	05060708 090A0B0C 000E0F00' v2
	COMINE OUT OUT OUT			2147			
MANAREA				2148		VISTR, 0, 1, 0	
)0002B58)0002B58		00002B58		2149+ 2150+	DS USI NG	OFD *. R5	base for test data and test routine
00002B58	00002BB0	0000×B00		2151+T41	DC	A(X41)	address of test routine
00002B5C	0029			2152+	DC	H' 41'	test number
	00			2153+ 2154+	DC DC	X' 00' HL1' 0'	MB used
0002B60	01			2155+	DC	HL1' 1'	M5 used
00002B61	00			2156+	DC	HL1' 0'	CC Cod Lod work
	07 0000000 00000000			2157+ 2158+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
0002B64	1/						

ASMA Ver.	0. 7. 0 zvector- e7- 0	8- VI STR					25 Feb 2025 14: 05: 50 Page 4	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00002B6D 00002B78	E5C9E2E3 D9404040 00002BDC			2160+ 2161+	DC DC	CL8' VISTR' A(RE41)	instruction name address of v1 result	
00002B7C 00002B80	00002BEC 00002BFC			2162+ 2163+	DC DC	A(RE41+16) A(RE41+32)	address of v2 source address of v3 source	
00002B84	0000010			2164+	DC	A(16)	result length	
00002B88 00002B90	00002BDC 0000000 00000000			2165+REA41 2166+	DC DS	A(RE41) FD	result address	
00002B98	00000000 00000000			2167+V1041	DS	XL16	gap V1 output	
00002BA0 00002BA8	00000000 00000000 00000000 00000000			2168+ 2169+*	DS	FD	gap	
00002BB0	/110 OFFO		000010E9	2170+X41	DS	OF	lood v91 fudge	
00002BB0 00002BB4	4110 8EF8 E751 0000 0806		000010F8 00000000	2171+ 2172+	LA VL	R1, V1FUDGE v21, O(R1)	load v21 fudge	
00002BBA	E310 5024 0014		00000024	2173+	LGF	R1, V2ADDR	load v2 source	
00002BC0 00002BC6	E761 0000 0806 E756 0010 0C5C		00000000	2174+ 2175+	VL VI STR	v22, 0(R1) V21, V22, 0, 1	use v21 to test decoder test instruction	
00002BCC	B98D 0020		0000000	2176+	EPSW	R2, R0	extract psw	
00002BD0 00002BD4	5020 500C E750 5040 080E		0000000C 00002B98	2177+ 2178+	ST VST	R2, CCPSW V21, V1041	to save CC save v1 output	
00002BDA	07FB		00002200	2179+	BR	R11	return	
00002BDC 00002BDC				2180+RE41 2181+	DC DROP	OF R5	V1 for this test	
00002BDC	01020304 05060708			2182	DC		05060708 090A0B00 00000000' v1	
00002BE4 00002BEC	090A0B00 00000000 01020304 05060708			2183	DC	XL16' 01020304	05060708 090A0B00 0D000F10' v2	
00002BF4	090A0B00 0D000F10			2184 2185		VISTR, 0, 1, 0		
00002C00 00002C00		00002C00		2186+ 2187+	DS USING	OFD * P5	base for test data and test routine	
00002C00	00002C58	00002000		2188+T42	DC	A(X42)	address of test routine	
00002C04 00002C06				2189+ 2190+	DC DC	H' 42' X' 00'	test number	
00002C00	00			2191+	DC DC	HL1' 0'	M3 used	
00002C08	01			2192+ 2193+	DC	HL1' 1' HL1' 0'	M5 used CC	
00002C09 00002C0A	00 07			2193+ 2194+	DC DC	HL1' 7'	CC failed mask	
00002C0C	00000000 00000000			2195+	DS	2F	extracted PSW after test (has CC)	
00002C14 00002C15	FF E5C9E2E3 D9404040			2196+ 2197+	DC DC	X' FF' CL8' VI STR'	extracted CC, if test failed instruction name	
00002C20	00002C84			2198+	DC	A(RE42)	address of v1 result	
00002C24 00002C28	00002C94 00002CA4			2199+ 2200+	DC DC	A(RE42+16) A(RE42+32)	address of v2 source address of v3 source	
00002C2C	0000010			2201+	DC	A(16)	result length	
00002C30 00002C38	00002C84 00000000 00000000			2202+REA42 2203+	DC DS	A(RE42) FD	result address	
00002C40	00000000 00000000			2204+V1042	DS	XL16	gap V1 output	
00002C48 00002C50	00000000 00000000 0000000 00000000			2205+	DS	FD	gan	
				2206+*			gap	
00002C58 00002C58	4110 8EF8		000010F8	2207+X42 2208+	DS LA	OF R1, V1FUDGE	load v21 fudgo	
00002C5C	E751 0000 0806		00000000		VL	v21, 0(R1)	load v21 fudge	
00002C62	E310 5024 0014		00000024	2210+	LGF	R1, V2ADDR	load v2 source	
00002C68	E761 0000 0806		0000000	2211+	VL	v22, 0(R1)	use v21 to test decoder	

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page 49
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00002C6E 00002C74	E756 0010 0C5C B98D 0020			2212+ 2213+	EPSW	V21, V22, 0, 1 R2, R0	test instruction extract psw
00002C78 00002C7C 00002C82	5020 500C E750 5040 080E 07FB		0000000C 00002C40	2214+ 2215+ 2216+	ST VST BR	R2, CCPSW V21, V1042 R11	to save CC save v1 output return
00002C84 00002C84 00002C84	01020304 05060708			2217+RE42 2218+ 2219	DC DROP DC	OF R5 XL16' 01020304	V1 for this test 05060708 090A0000 00000000' v1
00002C8C 00002C94 00002C9C	090A0000 00000000 01020304 05060708 090A000C 000E0F10			2220	DC	XL16' 01020304	05060708 090A000C 000E0F10' v2
00002CA8				2221 2222 2223+	VRR_A DS	VI STR, 0, 1, 0 OFD	
00002CA8 00002CA8 00002CAC 00002CAE	00002D00 002B 00	00002CA8		2224+ 2225+T43 2226+ 2227+	USING DC DC DC		base for test data and test routine address of test routine test number
00002CAF 00002CB0 00002CB1	00 01 00			2228+ 2229+ 2230+	DC DC DC	HL1' 0' HL1' 1' HL1' 0'	MB used M5 used CC
00002CB1 00002CB2 00002CB4 00002CBC	07 00000000 00000000 FF			2231+ 2232+ 2233+	DC DS DC	HL1' 7' 2F X' FF'	CC failed mask extracted PSW after test (has CC)
00002CBC 00002CBD 00002CC8 00002CCC	E5C9E2E3 D9404040 00002D2C 00002D3C			2234+ 2235+ 2236+	DC DC DC	CL8' VISTR' A(RE43) A(RE43+16)	extracted CC, if test failed instruction name address of v1 result address of v2 source
00002CD0 00002CD4 00002CD8	00002D4C 00000010 00002D2C			2237+ 2238+ 2239+REA43	DC DC DC	A(RE43+32) A(16) A(RE43)	address of v3 source result length result address
00002CE0 00002CE8 00002CF0	0000000 00000000 0000000 00000000 000000			2240+ 2241+V1043	DS DS	FD XL16	gap V1 output
00002CF8	0000000 0000000			2242+ 2243+*	DS	FD	gap
00002D00 00002D00 00002D04	E751 0000 0806		000010F8 00000000	2244+X43 2245+ 2246+	DS LA VL	0F R1, V1FUDGE v21, 0(R1)	load v21 fudge
00002D0A 00002D10 00002D16	E310 5024 0014 E761 0000 0806 E756 0010 0C5C		00000024 00000000	2247+ 2248+ 2249+	LGF VL VISTR	R1, V2ADDR v22, O(R1) V21, V22, 0, 1	load v2 source use v21 to test decoder test instruction
00002D1C 00002D20 00002D24	B98D 0020 5020 500C E750 5040 080E		0000000C 00002CE8	2250+ 2251+ 2252+	ST VST	R2, R0 R2, CCPSW V21, V1043	extract psw to save CC save v1 output
00002D2A 00002D2C 00002D2C	07FB			2253+ 2254+RE43 2255+	BR DC DROP	R11 OF R5	return V1 for this test
00002D2C 00002D34 00002D3C	01020304 05060708 00000000 00000000 01020304 05060708			2256 2257	DC DC		05060708 00000000 00000000' v1 05060708 00A0B000 0D0E0F10' v2
00002D44	OOAOBOOO ODOEOF10			2258 2259		VI STR, 0, 1, 0	
00002D50 00002D50 00002D50	00002DA8	00002D50		2260+ 2261+ 2262+T44	DS USING DC	OFD	base for test data and test routine address of test routine

2315+V1045

DS

XL16

00002E38

0000000 00000000

V1 output

ASMA Ver.	0. 7. 0 zvector-e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002E40 00002E48	00000000 00000000 00000000 00000000			2316+	DS	FD	gap	
00002E50 00002E50	4110 8EF8		000010F8	2317+* 2318+X45 2319+	DS LA	OF R1, V1FUDGE	load v21 fudge	
00002E54 00002E5A	E751 0000 0806 E310 5024 0014		0000000 0000024	2320+ 2321+	VL LGF	v21, 0(R1) R1, V2ADDR	load v2 source	
00002E66	E761 0000 0806 E756 0010 0C5C B98D 0020		00000000	2322+ 2323+ 2324+		v22, 0(R1) V21, V22, 0, 1 R2, R0	use v21 to test decoder test instruction extract psw	
00002E70 00002E74 00002E7A	5020 500C E750 5040 080E 07FB		0000000C 00002E38	2325+ 2326+ 2327+	ST VST BR	R2, CCPSW V21, V1045 R11	to save CC save v1 output	
00002E7A 00002E7C 00002E7C	U/FB			2328+RE45 2329+	DC DROP	OF R5	return V1 for this test	
00002E84	01020304 05060708 09000000 00000000 01020304 05060708			2330 2331	DC DC		05060708 09000000 00000000' v1 05060708 09000B0C 0D0E0F10' v2	
	09000B0C 0D0E0F10			2332			OUGOTOG OGOODOC ODOLOTTO V&	
00002EA0 00002EA0		00002EA0		2333 2334+ 2335+	VRR_A DS USING	VI STR, 0, 1, 0 OFD * P5	base for test data and test routine	
00002EA0 00002EA4	00002EF8 002E	00002EA0		2336+T46 2337+	DC DC	A(X46) H' 46'	address of test routine test number	
00002EA6 00002EA7 00002EA8	00 00 01			2338+ 2339+ 2340+	DC DC DC	X' 00' HL1' 0' HL1' 1'	M3 used M5 used	
	00 07 00000000 00000000			2341+ 2342+ 2343+	DC DC DS	HL1' 0' HL1' 7' 2F	CC CC failed mask extracted PSW after test (has CC)	
00002EB4 00002EB5	FF E5C9E2E3 D9404040			2344+ 2345+	DC DC	X' FF' CL8' VI STR'	extracted CC, if test failed instruction name	
00002EC4	00002F24 00002F34 00002F44			2346+ 2347+ 2348+	DC DC DC	A(RE46) A(RE46+16) A(RE46+32)	address of v1 result address of v2 source address of v3 source	
00002ECC 00002ED0	00000010 00002F24			2349+ 2350+REA46	DC DC	A(16) A(RE46)	result length result address	
	00000000 00000000 00000000 00000000 000000			2351+ 2352+V1046	DS DS	FD XL16	gap V1 output	
00002EF0	00000000 00000000			2353+ 2354+*	DS DC	FD	gap	
	4110 8EF8 E751 0000 0806		000010F8 00000000	2355+X46 2356+ 2357+	DS LA VL	OF R1, V1FUDGE v21, O(R1)	load v21 fudge	
00002F08	E310 5024 0014 E761 0000 0806 E756 0010 0C5C		00000024 00000000	2358+ 2359+ 2360+	LGF VL VISTR	R1, V2ADDR v22, O(R1) V21, V22, O, 1	load v2 source use v21 to test decoder test instruction	
00002F14 00002F18	B98D 0020 5020 500C		0000000C	2361+ 2362+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC	
	E750 5040 080E 07FB		00002EE0	2363+ 2364+ 2365+RE46	VST BR DC	V21, V1046 R11 OF	save v1 output return V1 for this test	
00002F24	01020304 00000000			2366+ 2367	DROP DC	R5	00000000 00000000 00000000' v1	

ASMA Ver.	0.7.0 zvector-e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page 52
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002F2C 00002F34 00002F3C	0000000 0000000 01020304 00060708 000A0B0C 0D0E0F10			2368	DC	XL16' 01020304	00060708 000A0B0C 0D0E0F10' v2
	OUNDEC ODULOTTO			2369 2370		VI STR, 0, 1, 0	
00002F48 00002F48 00002F48	00002FA0	00002F48		2371+ 2372+ 2373+T47	DS USING DC	OFD *, R5 A(X47)	base for test data and test routine address of test routine
00002F4C 00002F4E	002F 00			2374+ 2375+	DC DC	H' 47' X' 00'	test number
00002F4F 00002F50 00002F51	00 01 00			2376+ 2377+ 2378+	DC DC DC	HL1' 0' HL1' 1' HL1' 0'	MB used M5 used CC
00002F51 00002F52 00002F54	07 00000000 00000000			2379+ 2380+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
00002F5C 00002F5D 00002F68	FF E5C9E2E3 D9404040 00002FCC			2381+ 2382+ 2383+	DC DC DC	X' FF' CL8' VI STR' A(RE47)	extracted CC, if test failed instruction name address of v1 result
00002F6C 00002F70	00002FDC 00002FEC			2384+ 2385+	DC DC	A(RE47+16) A(RE47+32)	address of v2 source address of v3 source
00002F74 00002F78 00002F80	00000010 00002FCC 00000000 00000000			2386+ 2387+REA47 2388+	DC DC DS	A(16) A(RE47) FD	result length result address
00002F88 00002F90	00000000 00000000 0000000 00000000			2389+V1047	DS	XL16	gap V1 output
00002F98 00002FA0	00000000 00000000			2390+ 2391+* 2392+X47	DS DS	FD OF	gap
00002FA0 00002FA4	4110 8EF8 E751 0000 0806		000010F8 00000000	2393+ 2394+	LA VL	R1, V1FUDGE v21, O(R1)	load v21 fudge
00002FAA 00002FB0 00002FB6	E310 5024 0014 E761 0000 0806 E756 0010 0C5C		00000024 00000000	2395+ 2396+ 2397+	LGF VL VI STR	R1, V2ADDR v22, O(R1) V21, V22, O, 1	load v2 source use v21 to test decoder test instruction
00002FBC 00002FC0 00002FC4	B98D 0020 5020 500C E750 5040 080E		0000000C 00002F88	2398+ 2399+ 2400+	EPSW ST VST	R2, R0 R2, CCPSW V21, V1047	extract psw to save CC
00002FCA 00002FCC	07FB		00002F88	2401+ 2402+RE47	BR DC	R11 OF	save v1 output return V1 for this test
00002FCC 00002FCC 00002FD4	01020304 00000000 00000000 00000000			2403+ 2404	DROP DC	R5 XL16' 01020304	00000000 00000000 00000000' v1
00002FDC 00002FE4	01020304 00060700 090A0B0C 0D0E0F10			2405	DC	XL16' 01020304	00060700 090A0B0C 0D0E0F10' v2
00002FF0				2406 2407 2408+	VRR_A DS	VI STR, 0, 1, 0 OFD	
00002FF0 00002FF0	00003048 0030	00002FF0		2409+ 2410+T48	USI NG DC	*, R5 A(X48)	base for test data and test routine address of test routine
00002FF4 00002FF6 00002FF7	00 00			2411+ 2412+ 2413+	DC DC DC	H' 48' X' 00' HL1' 0'	test number MB used
00002FF8 00002FF9 00002FFA	01 00 07			2414+ 2415+ 2416+	DC DC DC	HL1' 1' HL1' 0' HL1' 7'	M5 used CC CC failed mask
00002FFC 00003004	00000000 00000000 FF			2417+ 2418+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed

		08-VISTR					25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0003005	E5C9E2E3 D9404040			2419+	DC	CL8' VISTR'	instruction name
0003010	00003074			2420+	DC	A(RE48)	address of v1 result
0003014	00003084			2421+	DC	A(RE48+16)	address of v2 source
0003018	00003094			2422 +	DC	A(RE48+32)	address of v3 source
000301C	0000010			2423+	DC	A(16)	result length
0003020	00003074			2424+REA48	DC	A(RE48)	result address
0003028	0000000 00000000			2425+	DS	FĎ	
0003030	0000000 00000000			2426+V1048	DS	XL16	gap V1 output
0003038	0000000 00000000						
0003040	00000000 00000000			2427+ 2428+*	DS	FD	gap
0003048				2429+X48	DS	0F	
0003048	4110 8EF8		000010F8	2430+	LA	R1, V1FUDGE	load v21 fudge
000304C	E751 0000 0806		00000000	2431+	VL	v21, 0(R1)	3
0003052	E310 5024 0014		00000024	2432+	ĹĠF	R1, V2ADDR	load v2 source
0003058	E761 0000 0806		00000000	2433+	VL	v22, 0(R1)	use v21 to test decoder
000305E	E756 0010 0C5C			2434+		V21, V22, 0, 1	test instruction
0003064	B98D 0020			2435+		R2, R0	extract psw
0003068	5020 500C		000000C	2436+	ST	R2, CCPSW	to save CC
000306C	E750 5040 080E		00003030	2437+	VST	V21, V1048	save v1 output
0003072	07FB		0000000	2438+	BR	R11	return
0003072	0/12			2439+RE48	DC	0F	V1 for this test
0003074				2440+	DROP	R5	VI TOI CHIS CESC
0003074 0003074 000307C	01020304 00000000 00000000 00000000			2441	DC		l 00000000 00000000 00000000' v1
003084 000308C	01020304 00060008 090A0B0C 0D0E0F10			2442	DC	XL16' 01020304	1 00060008 090A0B0C 0D0E0F10' v2
0000000	OUTHORIE OF THE			2443 2444	V/DD A	VI STR, 0, 1, 0	
0003098					VRR A		
		00003098		2445+	DS	OFD	base for test data and test routine
0003098	000030F0	00003098		2445+ 2446+	DS USING	0FD *, R5	base for test data and test routine
0003098 0003098	000030F0 0031	00003098		2445+ 2446+ 2447+T49	DS USING DC	0FD *, R5 A(X49)	address of test routine
0003098 0003098 000309C	0031	00003098		2445+ 2446+ 2447+T49 2448+	DS USING DC DC	OFD *, R5 A(X49) H' 49'	
0003098 0003098 000309C 000309E	0031 00	00003098		2445+ 2446+ 2447+T49 2448+ 2449+	DS USING DC DC DC	OFD *, R5 A(X49) H' 49' X' 00'	address of test routine test number
0003098 0003098 000309C 000309E 000309F	0031 00 00	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+	DS USING DC DC DC DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0'	address of test routine test number MB used
0003098 0003098 000309C 000309E 000309F	0031 00 00 01	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+	DS USING DC DC DC DC DC DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1'	address of test routine test number MB used M5 used
0003098 0003098 000309C 000309E 00030A0 00030A1	0031 00 00 01 00	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+	DS USING DC DC DC DC DC DC DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 1'	address of test routine test number MB used M5 used CC
0003098 0003098 000309C 000309E 00030A0 00030A1	0031 00 00 01 00 07	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+	DS USING DC DC DC DC DC DC DC DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 1' HL1' 7'	address of test routine test number MB used M5 used CC CC failed mask
0003098 0003098 000309C 000309F 00030A0 00030A1 00030A2	0031 00 00 01 00 07 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+	DS USING DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC)
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4	0031 00 00 01 00 07 00000000 00000000 FF	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2453+ 2454+ 2455+	DS USING DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF'	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
0003098 000309C 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2456+	DS USING DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR'	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name
0003098 000309C 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result
0003098 000309C 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000312C	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source
0003098 0003098 000309E 000309F 00030A0 00030A1 00030A2 00030AC 00030AC 00030B8 00030BC 00030C0	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000312C 0000313C	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source
0003098 0003098 000309E 000309F 00030A0 00030A1 00030A2 00030AC 00030AD 00030BS 00030BC 00030C0	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000312C 0000313C 00000010	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+ 2460+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030B8 00030C0 00030C4	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 00000010 0000311C	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C0 00030C4 00030C8	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 00000010 0000311C 00000010	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49 2462+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C0 00030C4 00030C8 00030C8	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 0000010 0000311C 00000010 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address
0003098 0003098 000309E 000309E 00030A0 00030A1 00030A2 00030A4 00030AB 00030BC 00030BC 00030C0 00030C8 00030C8 00030D0 00030D0	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 0000010 0000311C 00000010 00000000 000000000 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2456+ 2456+ 2457+ 2458+ 2460+ 2461+REA49 2462+ 2463+V1049	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4 00030AB 00030BC 00030BC 00030C0 00030C8 00030C8 00030D0 00030D0	0031 00 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 0000010 0000311C 00000010 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49 2462+ 2463+V1049	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap
0003098 0003098 000309C 000309E 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030BC 00030BC 00030C0 00030C0 00030C8 00030C8 00030D0 00030D8 00030E0 00030E8	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 0000010 0000311C 00000000 00000000 00000000 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49 2462+ 2463+V1049	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16 FD	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
0003098 0003098 000309E 000309E 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C0 00030C4 00030C8 00030C8 00030D0 00030D8	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000313C 0000010 0000311C 00000010 0000311C 00000000 00000000 00000000 00000000 00000000	00003098	00001075	2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49 2462+ 2463+V1049 2464+ 2465+* 2466+X49	DS USING DC	OFD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16 FD OF	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap
0003098 0003098 000309C 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C4 00030C4 00030C8 00030C8 00030D0 00030D8 00030B8	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000312C 0000313C 0000010 0000311C 0000000 00000000 00000000 00000000 00000000	00003098	000010F8	2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2454+ 2455+ 2456+ 2457+ 2458+ 2459+ 2460+ 2461+REA49 2462+ 2463+V1049 2464+ 2465+* 2466+X49 2467+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16 FD OF R1, V1FUDGE	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output
0003098 0003098 000309E 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C4 00030C4 00030C8 00030C8 00030D0 00030D8 00030E0 00030F0 00030F0 00030F0	0031 00 01 00 07 00000000 000000000 FF E5C9E2E3 D9404040 0000311C 0000312C 0000313C 0000010 0000311C 0000000 00000000 00000000 00000000 00000000	00003098	00000000	2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2453+ 2456+ 2456+ 2457+ 2458+ 2460+ 2461+REA49 2462+ 2463+V1049 2464+ 2465+* 2467+ 2468+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16 FD OF R1, V1 FUDGE v21, O(R1)	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap load v21 fudge
0003098 0003098 000309E 000309F 00030A0 00030A1 00030A2 00030A4 00030AC 00030AD 00030B8 00030BC 00030C4 00030C4 00030C8 00030C8 00030D0 00030D8 00030E0 00030F0 00030F0	0031 00 01 00 07 00000000 00000000 FF E5C9E2E3 D9404040 0000311C 0000312C 0000313C 0000010 0000311C 0000000 00000000 00000000 00000000 00000000	00003098		2445+ 2446+ 2447+T49 2448+ 2449+ 2450+ 2451+ 2452+ 2453+ 2453+ 2456+ 2456+ 2457+ 2458+ 2460+ 2461+REA49 2462+ 2463+V1049 2464+ 2465+* 2466+X49 2467+ 2468+ 2469+	DS USING DC	0FD *, R5 A(X49) H' 49' X' 00' HL1' 0' HL1' 1' HL1' 7' 2F X' FF' CL8' VI STR' A(RE49) A(RE49+16) A(RE49+32) A(16) A(RE49) FD XL16 FD OF R1, V1FUDGE	address of test routine test number MB used M5 used CC CC failed mask extracted PSW after test (has CC) extracted CC, if test failed instruction name address of v1 result address of v2 source address of v3 source result length result address gap V1 output gap

	ASMA Ver.	0. 7. 0 zvector- e7- 0	8- VI STR					25 Feb 2025 14: 05: 50 Page	54
					c=== ==				
	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	00003106	E756 0010 0C5C			2471+	VICTD	V21, V22, 0, 1	test instruction	
	00003100 0000310C	B98D 0020			2471+ 2472+		R2, R0	extract psw	
	00003100	5020 500C		000000C	2473+	ST	R2, CCPSW	to save CC	
	00003110	E750 5040 080E		000030D8	2474+	VST	V21, V1049	save v1 output	
i	0000311A	07FB		OOOOOODO	2475+	BR	R11	return	
	0000311C	0.12			2476+RE49	DC	0F	V1 for this test	
	0000311C				2477+	DROP	R5		
		01020304 00000000			2478	DC	XL16' 01020304	00000000 00000000 00000000' v1	
	00003124	0000000 00000000							
	0000312C	01020304 00000708			2479	DC	XL16' 01020304	00000708 090A0B0C 0D0E0F10' v2	
	00003134	O9OAOBOC ODOEOF10							
					2480				
					2481		VISTR, 0, 1, 0		
	00003140				2482+	DS	OFD		
i	00003140		00003140		2483+	USING		base for test data and test routine	
	00003140	00003198			2484+T50	DC	A(X50)	address of test routine	
i	00003144	0032			2485+	DC	H' 50'	test number	
	00003146	00			2486+	DC	X' 00'	140 I	
	00003147	00			2487+	DC	HL1' 0'	MB used	
	00003148	01 00			2488+ 2489+	DC DC	HL1' 1' HL1' 0'	M5 used CC	
	00003149	07			2489+ 2490+	DC DC	HL1' 7'	CC failed mask	
	0000314A 0000314C	00000000 00000000			2490+ 2491+	DS DS	2F	extracted PSW after test (has CC)	
İ	00003140	FF			2491+ 2492+	DC DC	X' FF'	extracted rsw arter test (has cc) extracted CC, if test failed	
	00003154	E5C9E2E3 D9404040			2492+ 2493+	DC	CL8' VISTR'	instruction name	
	00003155	000031C4			2494+	DC	A(RE50)	address of v1 result	
	00003164	000031C4 000031D4			2495+	DC	A(RE50+16)	address of v2 source	
	00003168	000031E4			2496+	DC	A(RE50+32)	address of v3 source	
İ	0000316C	00000010			2497+	DC	A(16)	result length	
	00003170	000031C4			2498+REA50	DC	A(RE50)	result address	
i	00003178	0000000 00000000			2499+	DS	FĎ	gap	
	00003180	0000000 00000000			2500+V1050	DS	XL16	gap V1 output	
	00003188	00000000 00000000						•	
	00003190	0000000 00000000			2501+	DS	FD	gap	
					2502+*				
	00003198				2503+X50	DS	0F		
	00003198	4110 8EF8		000010F8	2504+	LA	R1, V1FUDGE	load v21 fudge	
	0000319C	E751 0000 0806		0000000	2505+	VL	v21, 0(R1)	1 1 0	
	000031A2	E310 5024 0014		00000024	2506+	LGF	R1, V2ADDR	load v2 source	
	000031A8	E761 0000 0806 E756 0010 0C5C		0000000	2507+ 2508	VL VI CTD	v22, 0(R1)	use v21 to test decoder	
İ	000031AE 000031B4	B98D 0020			2508+ 2509+	FDCW	V21, V22, 0, 1 R2, R0	test instruction	
	000031B4 000031B8	5020 500C		000000C	2510+	ST	R2, CCPSW	extract psw to save CC	
	000031BC	E750 5040 080E		00003180	2510+ 2511+	VST	V21, V1050	save v1 output	
	000031BC	07FB		00003100	2512+	BR	R11	return	
	000031C2 000031C4	U.I.D			2513+RE50	DC DC	OF	V1 for this test	
İ	000031C4				2514+	DROP	R5	71 101 CHID COSC	
	000031C4	01000000 00000000			2515	DC		00000000 00000000 00000000' v1	
	000031CC	0000000 00000000							
	000031D4	01000304 00060708			2516	DC	XL16' 01000304	00060708 090A0B0C 0D0E0F10' v2	
1	000031DC	O9OAOBOC ODOEOF10							
į					2517				
1					2518		VISTR, 0, 1, 0		
	000031E8				2519+	DS	OFD_		
	000031E8	00000010	000031E8		2520+	USING		base for test data and test routine	
1	000031E8	00003240			2521+T51	DC	A(X51)	address of test routine	

FD

XL16

DS

2574+V1052

000032D0

0000000 00000000

V1 output

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page	56
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
000032D8 000032E0	00000000 00000000 00000000 00000000			2575+	DS	FD	gap	
000032E8 000032E8	4110 8EF8		000010F8	2576+* 2577+X52 2578+	DS LA	OF R1, V1FUDGE	load v21 fudge	
000032E8 000032EC 000032F2	E751 0000 0806 E310 5024 0014		00001013 00000000 00000024	2579+ 2580+	VL LGF	v21, O(R1) R1, V2ADDR	load v2 source	
000032F8 000032FE	E761 0000 0806 E756 0010 0C5C		00000000	2581+ 2582+	VL VISTR	v22, 0(R1) V21, V22, 0, 1	use v21 to test decoder test instruction	
00003304 00003308	B98D 0020 5020 500C		0000000C	2583+ 2584+	ST	R2, R0 R2, CCPSW	extract psw to save CC	
0000330C 00003312 00003314	E750 5040 080E 07FB		000032D0	2585+ 2586+ 2587+RE52	VST BR DC	V21, V1052 R11 OF	save v1 output return V1 for this test	
00003314 00003314	01000000 00000000			2588+ 2589	DROP DC	R5	00000000 00000000 00000000' v1	
0000331C 00003324 0000332C	00000000 00000000 01000004 05060708 090A0B0C 0D0E0F10			2590	DC	XL16' 01000004	05060708 090A0B0C 0D0E0F10' v2	
00000020				2591 2592	VRR_A	VI STR, 0, 1, 0		
00003338	0000000	00003338		2593+ 2594+	DS USING		base for test data and test routine	
00003338 0000333C 0000333E	00003390 0035 00			2595+T53 2596+ 2597+	DC DC DC	A(X53) H' 53' X' 00'	address of test routine test number	
0000333F 00003340	00 01			2598+ 2599+	DC DC	HL1' 0' HL1' 1'	MB used M5 used	
00003341 00003342 00003344	00 07 00000000 00000000			2600+ 2601+ 2602+	DC DC DS	HL1' 0' HL1' 7' 2F	CC CC failed mask extracted PSW after test (has CC)	
0000334C 0000334D	FF E5C9E2E3 D9404040			2603+ 2604+	DC DC	X' FF' CL8' VI STR'	extracted CC, if test failed instruction name	
00003358 0000335C	000033BC 000033CC			2605+ 2606+	DC DC	A(RE53) A(RE53+16)	address of v1 result address of v2 source	
00003360 00003364 00003368	000033DC 0000010 000033BC			2607+ 2608+ 2609+REA53	DC DC DC	A(RE53+32) A(16) A(RE53)	address of v3 source result length result address	
00003370 00003378 00003380	00000000 00000000 00000000 00000000 000000			2610+ 2611+V1053	DS DS	FD XL16	gap V1 output	
00003388	00000000 00000000			2612+ 2613+*	DS	FD	gap	
00003390 00003390 00003394	4110 8EF8 E751 0000 0806		000010F8 00000000	2614+X53 2615+ 2616+	DS LA VL	OF R1, V1FUDGE v21, O(R1)	load v21 fudge	
0000339A 000033A0	E310 5024 0014 E761 0000 0806		00000000 000000024 00000000	2617+ 2618+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v21 to test decoder	
000033A6 000033AC	E756 0010 0C5C B98D 0020		0000000C	2619+ 2620+ 2621+	EPSW	V21, V22, 0, 1 R2, R0	test instruction extract psw	
000033B0 000033B4 000033BA	5020 500C E750 5040 080E 07FB		00003378	2621+ 2622+ 2623+	ST VST BR	R2, CCPSW V21, V1053 R11	to save CC save v1 output return	
000033BC 000033BC 000033BC				2624+RE53 2625+ 2626	DC DROP DC	0F R5	V1 for this test 00000000 00000000 00000000' v1	
-0000DC				2020	20	0000000	VI VI VI VI VI VI VI VI VI VI VI VI VI V	

own ver.	0. 7. 0 zvector- e7-0	0- VI 21K				25 Feb 2025	14: 05: 50	rage	57
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0033C4 0033CC	00000000 00000000 00000304 05060708			2627	DC	XL16' 00000304 05060708 090A0B0C 0D0E0F10'	v2		
0033D4	090A0B0C 0D0E0F10			2628	20		٧~		
				2020					

	U. 7. U ZV							25 Feb 2025 14:05:50 Fage
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI			
					2630 *hal fwor	d		
					2631		VISTR, 1, 1, 0	
00033E0					2632+	DS	OFD	
00033E0			000033E0		2633+	USING	*, R 5	base for test data and test routine
00033E0	00003438				2634+T54	DC	A(X54)	address of test routine
0033E4	0036				2635+	DC	H' 54'	test number
0033E6	00				2636+	DC	X' 00'	
0033E7	01				2637+	DC	HL1' 1'	MB used
0033E8	01				2638+	DC	HL1' 1'	M5 used
0033E9	00				2639+	DC	HL1' 0'	CC
0033EA	07				2640+	DC	HL1' 7'	CC failed mask
0033EC	00000000	0000000			2641+	DS	2F	extracted PSW after test (has CC)
0033F4	FF				2642+	DC	X' FF'	extracted CC, if test failed
0033F5	E5C9E2E3	D9404040			2643+	DC	CL8' VISTR'	instruction name
003400	00003464				2644+	DC	A(RE54)	address of v1 result
003404	00003474				2645+	DC	A(RE54+16)	address of v2 source
0003408	00003484				2646+	DC	A(RE54+32)	address of v3 source
00340C	0000010				2647+	DC	A(16)	result length
0003410	00003464				2648+REA54	DC	A(RE54)	result address
0003418	00000000				2649+	DS	FD	gap V1 output
0003420	00000000				2650+V1054	DS	XL16	V1 output
0003428	00000000							
003430	00000000	0000000			2651+	DS	FD	gap
					2652+*	~~	~=	
0003438					2653+X54	DS	OF	
003438	4110 8EF8			000010F8	2654+	LA	R1, V1FUDGE	load v21 fudge
00343C	E751 0000			0000000	2655+	VL	v21, 0(R1)	
0003442	E310 5024			00000024	2656+	LGF	R1, V2ADDR	load v2 source
003448	E761 0000			0000000	2657+	VL	v22, 0(R1)	use v21 to test decoder
00344E	E756 0010	1050			2658+	VISTR	V21, V22, 1, 1	test instruction
003454	B98D 0020			0000000	2659+		R2, RO	extract psw
003458	5020 500C	0000		000000C	2660+	ST	R2, CCPSW	to save CC
00345C	E750 5040	080E		00003420	2661+	VST	V21, V1054	save v1 output
003462	07FB				2662+	BR	R11	return
003464					2663+RE54	DC	0F	V1 for this test
003464	00000000				2664+		R5	######## 0000000 0000000 1
0003464					2665	DC	XL16' 88888888	7777777 00000000 00000000' v1
00346C	00000000				0000	D.C	VI 101 00000000	######## 0000000 FFFF00001 0
003474	8888888				2666	DC	XL10, 88888888	7777777 00006666 55550000' v2
00347C	00006666	55550000			0007			
					2667	VDD A	VICTO 1 1 0	
0000400					2668		VISTR, 1, 1, 0	
003488			00002400		2669+	DS	OFD * DE	has for tost data and tost months
003488	00002450		00003488		2670+	USING		base for test data and test routine
0003488	000034E0				2671+T55	DC DC	A(X55)	address of test routine
00348C	0037				2672+ 2673+	DC DC	H' 55'	test number
00348E	00 01				2674+	DC	X' 00' HL1' 1'	MR ugod
00348F	01				2675+	DC DC	HL1' 1'	MB used M5 used
003490 003491	00				2676+	DC DC	HL1' 1' HL1' 0'	CC ND used
	07				2677+	DC DC	HL1' 0'	CC failed mask
0003492 0003494	00000000	0000000			2678+	DC DS	2F	extracted PSW after test (has CC)
003494 00349C	FF	JJJJJJJJJJJ			2679+	DC DC	X' FF'	extracted rsw after test (has tt) extracted CC, if test failed
00349C	E5C9E2E3	00404040			2680+	DC DC	CL8' VISTR'	instruction name
)00348B	0000350C	VJ4U4U4U			2681+	DC DC	A(RE55)	address of v1 result
0034A6	0000351C				2682+	DC DC	A(RE55+16)	address of v1 result address of v2 source
JUUJAAU	00003310				~UU~T	DC	V(WEGG+10)	auuless of va soule

1003400 0000352 2683+ DC A(R555-32) address of v3 source result length		0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page
1000348	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
10003488 0000350C 2683+R8455 DC A(RE55) result address 2680+ 2680+ 18 P P P P P P P P P	000034B0	0000352C					A(RE55+32)	
190934C0	000034B4							
D0034R0 D000000 D0000000 D0000000 D0000000 D0000000 D0000000 D0000000 D0000000 D0000000 D0000000 D00000000	00034B8							
1903480								gap
10003480					2687+V1055	DS	XL16	V1 output
10034E0	00034D0 00034D8					DS	FD	gap
10034E4 110 8EF8	0000450					D.C.	0.17	
00034E 751 0000 0806 0000000 2692 VI VI V21, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 1 000002 2693 VI V22, 0(RI) 2 000002 2693 VI V22, 0(RI) 2 000002 2 0000002 2 0000002 2		4110 OFFO		00001000				1 1 01 C 1.
10034FC F36 000 0806 00000000 2694 VI. V							•	load vzi fudge
10034F6 756 0010 0806 00000000 2684+ VI. V. V. V. V. V. V. V								land vo course
10034FC 8756 0010 1CSC 2695- VISTR V21, 1 test instruction								
000350				0000000			V&&, U(N1) V91 V99 1 1	
0003505						FDCW		
10003504 10003504 10003505				OOOOOOC				to save CC
0003500 07FB								
100350C 1003				00003400				
100350C 1003		OIID						
DOGS DOGS DOGS DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOGS DOC DOCS								VI TOT CHIS COSC
00000000 00000000 00000000 000000		88888888 77777777						3 7777777 00000000 00000000' v1
D00351C 8888888 77777777 2703 DC XI.16 8888888 77777777 0006666 00005555 v2					2102	DC	ALIO OCCOOCO	7777777 0000000 00000000 11
1003534					2703	DC	XI.16' 88888888	3 7777777 00006666 00005555' v2
1003530					2.00	20	ALIO GGGGGGG	72
2706+ DS					2704			
0003530					2705	VRR_A	VISTR, 1, 1, 0	
0003530 00003588 2708+756 DC A(X56) address of test routine 0003530 0003534 0038 2709+ DC H'.56' test number 0003537 01 2711+ DC HI.1' 1' M5 used 0003538 01 2712+ DC HI.1' 1' M5 used 0003539 00 2713+ DC HI.1' 1' CC Grailed mask 0003539 00 2713+ DC HI.1' 1' CC Grailed mask 0003530 00 2714+ DC HI.1' 1' CC Grailed mask 0003530 00 2715+ DS 2F extracted PSW after test (has CC) 0003534 FF 2716+ DC X' FF' extracted CC, if test failed 0003554 ESC9E283 D9404040 2717+ DC CL8' VISTR' instruction name 0003550 00003584 2718+ DC A(RE56) address of v1 result 0003550 00003584 2718+ DC A(RE56) address of v2 source 0003550 000003504 2720+ DC A(RE56+16) address of v3 source 0003550 000003504 2720+ DC A(RE56) address of v3 source 0003550 000003504 2722+REA56 DC A(RE56) result length 0003560 000003504 2722+REA56 DC A(RE56) result length 0003560 00000000 2723+ DS FD gap 0003578 00000000 00000000 2724+V1056 DS XL16 V1 output 0003578 00000000 00000000 2725+ DS FD gap 0003588 00000000 00000000 2728+ DS FD Gap 0003588 000000000 00000000 2728+ DS FD Gap 0003588 00000000 00000000 2728+ DS FD Gap 0003588 00000000 00000000 2728+ DS FD 0003588 00000000 00000000 2728+ DS CF 1 0000 0000000 00000000 2729+ VL VL VL VL VL VL VL V	0003530							
D003534 D038 D0003536 D0003537 D1 D1 D1 D2 D1 D2 D2 D3 D3 D3 D3 D3 D3	0003530		00003530					
0003536 00 2710+ DC X' 00' 0003537 01 2711+ DC HL1' 1' M5 used 0003538 01 2712+ DC HL1' 0' CC 0003539 00 2713+ DC HL1' 0' CC 0003530 0000000 0000000 2715+ DS 2F extracted PSW after test (has CC) 0003545 FF 2716+ DC X' FF' extracted CC, if test failed 0003545 E5C9E2E3 D9404040 2717+ DC CL8' VISTR' instruction name 0003550 0000350 00003504 000035C4 2719+ DC A(RE56) address of v2 source 0003558 0000350 0000350 00000350 00000350 00000350 00000350 0000000 0000000 2720+ DC A(RE56+32) address of v3 source 0003550 0000350 000000 0000000 0000000 0000000 000000	0003530							
0003537 01 2711+ DC HL1'1' M5 used 0003538 01 2712+ DC HL1'1' M5 used 0003539 00 2713+ DC HL1'1' CC GC 0003530 07 2714+ DC HL1'1' CC failed mak 0003530 00000000 0000000 0000000 2715+ DS 2F extracted PSW after test (has CC) 0003544 FF 0003545 E5C9E23 D9404040 2717+ DC CL8'VISTR' instruction name 2718+ DC A(RE56) address of V1 result 0003554 000035E4 0000035E4 00000000 0000000 0000000 0000000 000000	0003534							test number
0003538 01 2712+ DC HL1'1' M5 used 0003539 00 2713+ DC HL1'0' CC 0003530 0000000 0000000 2715+ DS 2F extracted PSW after test (has CC) 0003544 FF 2716+ DC X'FF' extracted CC, if test failed 0003545 E5C9E2E3 D9404040 2718+ DC A(RE56) address of v1 result 0003554 000035B4 000035C4 2718+ DC A(RE56) address of v2 source 0003552 000035D4 2720+ DC A(RE56+32) address of v3 source 0003550 000001D 2721+ DC A(RE56) result length 0003560 000035B4 0000000 0000000 00000000 2721+ DC A(RE56) result address of v3 source 0003560 000035B4 0000000 00000000 00000000 00000000 2723+ DS FD gap 0003570 0000000 0000000 00000000 00000000 0000								
0003539 00 000353A 07 2713+ DC HL1'0' CC failed mask 000353A 07 2714+ DC HL1'7' CC failed mask 000353C 0000000 0000000 0000000 2715+ DS 2F extracted PSW after test (has CC) Extracted CC, if test failed 0003544 FF Excepted Excepted Double Excepted								
000353A 07 2714+ DC HL1'7' CC failed mask 000353C 00000000 00000000 2715+ DS 2F extracted PSW after test (has CC) 0003545 E5C9EZB3 D9404040 2717+ DC CL8' VISTR' instruction name 0003550 000035E4 2718+ DC A(RE56) address of v1 result 0003554 000035E4 2719+ DC A(RE56+16) address of v2 source 0003550 000035B4 2720+ DC A(RE56+32) address of v3 source 0003550 0000010 2721+ DC A(RE56) result length 0003560 000035B4 2722+REA56 DC A(RE56) result address 0003570 00000000 00000000 2723+ DS FD gap 0003580 00000000 00000000 2725+ DS FD gap 0003581 2727+X56 DS FD gap 0003582 2751 0000 0000000 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
000353C 00000000 00000000 2715+ DS 2F extracted PSW after test (has CC) 0003544 FF 2716+ DC X' FF' extracted CC, if test failed 0003545 E5C9E2E3 D9404040 2718+ DC A(RE56) address of v1 result 0003550 000035B4 2718+ DC A(RE56+16) address of v2 source 0003550 000035D4 2720+ DC A(RE56+32) address of v3 source 0003550 0000010 2721+ DC A(RE56+32) address of v3 source 0003550 0000010 2721+ DC A(RE56) result length 0003560 00003584 2722+REA56 DC A(RE56) result address 0003570 0000000 2724+V1056 DS XL16 V1 output 0003578 00000000 0000000 2725+ DS FD gap 0003588 0003588 2726+* DS FD load v21 fudge 0003586 2751 0000 0806								
0003544 FF 2716+ DC X'FF' extracted CC, if test failed instruction name 0003545 E5C9E2E3 D9404040 2717+ DC CL8' VISTR' instruction name 0003550 000035B4 2718+ DC A(RE56) address of v1 result 0003554 000035D4 2719+ DC A(RE56+16) address of v2 source 0003550 000005D4 2720+ DC A(RE56+32) address of v3 source 0003560 000035B4 2721+ DC A(RE56) result length 0003560 0000000 20000000 2723+ DS FD gap 0003570 00000000 00000000 2724+V1056 DS XL16 V1 output 0003580 00000000 00000000 2725+ DS FD gap 0003588 0003588 00000000 2726+* 2727+X56 DS OF 0003582 E751 0000 806 00000000 2729+ VL v21, 0(R1) 1								
D003545 E5C9E2E3 D9404040 2717+ DC CL8' VISTR' instruction name D003550 D00035B4 2718+ DC A(RE56) address of v1 result D003554 D00355C4 2719+ DC A(RE56+16) address of v2 source D003558 D00035D4 2720+ DC A(RE56+32) address of v3 source D00355C D000010 2721+ DC A(16) result length D003560 D0003560 D0000000								
0003550 00003584 2718+ DC A(RE56) address of v1 result 0003554 000035C4 2719+ DC A(RE56+16) address of v2 source 0003558 000035D4 2720+ DC A(RE56+32) address of v3 source 0003550 0000010 2721+ DC A(16) result length 0003560 000035B4 2722+REA56 DC A(RE56) result address 0003570 00000000 00000000 2723+ DS FD gap 0003578 00000000 00000000 2725+ DS FD gap 0003580 00000000 2725+ DS FD gap 0003588 4110 8EF8 000010F8 2728+ LA R1, V1FUDGE load v21 fudge 0003592 E310 5024 0014 00000000 2731+ VL v21, 0(R1) v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21								
0003554 000035C4 2719+ DC A(RE56+16) address of v2 source 0003558 000035D4 2720+ DC A(RE56+32) address of v3 source 000355C 00000010 2721+ DC A(16) result length 0003560 000035B4 2722+REA56 DC A(RE56) result address 0003568 0000000 0000000 2723+ DS FD gap 0003570 0000000 00000000 2724+V1056 DS XL16 V1 output 0003580 00000000 00000000 2725+ DS FD gap 0003581 2727+X56 DS FD gap 0003582 2727-X56 DS OF 000358 0003583 2728+ LA R1, V1FUDGE load v21 fudge 0003584 2751 000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 00000000 2731+ VL								
0003558 000035D4 2720+ DC A(RE56+32) address of v3 source 000355C 0000010 2721+ DC A(16) result length 0003560 0000350 0000000 2722+REA56 DC A(RE56) result address 0003570 00000000 0000000 2724+V1056 DS FD gap 0003578 0000000 0000000 2725+ DS FD gap 0003580 00000000 2725+ DS FD gap 0003588 2727+X56 DS OF 0003580 4110 8EF8 000010F8 2728+ LA R1, V1FUDGE load v21 fudge 0003580 E751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 00000000 2731+ VL v22, 0(R1) use v21 to test decoder 0003594 B980 0020 2733+ EPSW R2, R0 extract psw								
000355C 00000010 2721+ DC A(16) result length 0003560 000035B4 2722+REA56 DC A(RE56) result address 0003570 00000000 00000000 2723+ DS FD gap 0003578 00000000 00000000 0000000 V1 output 0003580 00000000 2725+ DS FD gap 0003588 00003588 2727+X56 DS OF 0003588 4110 8EF8 00010F8 2728+ LA R1, V1FUDGE load v21 fudge 0003580 E751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 0000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 0003504 B980 0020 2733+ EPSW R2, R0 extract psw <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
0003560 000035B4 2722+REA56 DC A(RE56) result address 0003568 00000000 0000000 2723+ DS FD gap 0003570 00000000 00000000 2724+V1056 DS XL16 V1 output 0003578 00000000 00000000 2725+ DS FD gap 0003580 00000000 2725+ DS FD gap 2726+* 2727+X56 DS OF 000000000 000000000 000000000 000000000 000000000 000000000 0000000000 000000000 00000000 000000000 000000000 000000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000000 00000000 00000000 00000000 00000000000 000000000 000000000 0000000000 000000000 000000000000 000000000000000000 00000000000000000 000000000000000000000000000000000000								
0003568 00000000 2723+ DS FD gap 0003570 00000000 00000000 2724+V1056 DS XL16 V1 output 0003578 00000000 00000000 2725+ DS FD gap 0003580 00000000 2726+* DS FD gap 0003588 2727+X56 DS OF 0003580 2727+X56 DS OF 0003580 2751 0000 0806 00000000 0003580 2751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 2310 5024 0014 0000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw								
0003570 00000000 00000000 2724+V1056 DS XL16 V1 output 0003578 00000000 00000000 2725+ DS FD gap 0003580 00000000 00000000 2726+* 0003588 2727+X56 DS OF 0003588 4110 8EF8 000010F8 2728+ LA R1, V1FUDGE load v21 fudge 000358C E751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 00000024 2730+ LGF R1, V2ADDR load v2 source 0003598 E761 0000 0806 00000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 000354 B98D 0020 2733+ EPSW R2, R0 extract psw								
0003578								yap V1 output
0003580 00000000 00000000 2725+ DS FD gap 0003588					&1&4+V1U3U	אט	VIIO	vi oucpuc
2726+* 0003588					2725⊥	20	ED	gan
0003588 2727+X56 DS 0F 0003588 4110 8EF8 000010F8 2728+ LA R1, V1FUDGE load v21 fudge 000358C E751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 00000024 2730+ LGF R1, V2ADDR load v2 source 0003598 E761 0000 0806 00000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw	0003360					טע	I D	gap
0003588 4110 8EF8 000010F8 2728+ LA R1, V1FUDGE load v21 fudge 000358C E751 0000 0806 00000000 2729+ VL v21, 0(R1) 0003592 E310 5024 0014 00000024 2730+ LGF R1, V2ADDR load v2 source 0003598 E761 0000 0806 00000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw	0003588					DS	OF	
000358C E751 0000 0806 00000000 2729+ VL v21,0(R1) 0003592 E310 5024 0014 00000024 2730+ LGF R1, V2ADDR load v2 source 0003598 E761 0000 0806 00000000 2731+ VL v22,0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw		4110 8FF8		000010F8				load v21 fudge
0003592 E310 5024 0014 00000024 2730+ LGF R1, V2ADDR load v2 source 0003598 E761 0000 0806 00000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw								Ivau vai iuuge
0003598 E761 0000 0806 0000000 2731+ VL v22, 0(R1) use v21 to test decoder 000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw								load v2 source
000359E E756 0010 1C5C 2732+ VISTR V21, V22, 1, 1 test instruction 00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw								
00035A4 B98D 0020 2733+ EPSW R2, R0 extract psw				000000				
	00035A8	5020 500C		000000C		ST	R2, CCPSW	to save CC

ASMA Ver.	0. 7. 0 zvecto	or- e7- 08- VI STR					25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CO	DE ADDR1	ADDR2	STMT			
000035AC 000035B2	E750 5040 080 07FB	DE	00003570	2735+ 2736+	VST BR	V21, V1056 R11	save v1 output return
000035B4 000035B4				2737+RE56 2738+	DC DROP	OF R5	V1 for this test
000035B4 000035BC	8888888 777° 00000000 0000			2739	DC	XL16' 8888888	7777777 00000000 00000000' v1
000035C4 000035CC	8888888 777 0000000 555	77777		2740	DC	XL16' 88888888	7777777 00000000 55555555' v2
000035D8				2741 2742 2743+	VRR_A DS	VISTR, 1, 1, 0 OFD	
00033D8		000035D8		2744+	USING		base for test data and test routine
000035D8 000035DC	00003630 0039			2745+T57 2746+	DC DC	A(X57) H' 57'	address of test routine test number
000035DE 000035DF	00 01			2747+ 2748+	DC DC	X' 00' HL1' 1'	MB used
)00035E0	01			2740+ 2749+	DC DC	HL1'1'	M5 used M5 used
000035E1	00			2750+	DC	HL1' 0'	CC
000035E2 000035E4	07 00000000 0000	00000		2751+ 2752+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
00035EC	FF			2753+	DC	X' FF'	extracted CC, if test failed
00035ED	E5C9E2E3 D940	04040		2754+	DC DC	CL8' VISTR'	instruction name
00035F8 00035FC	0000365C 0000366C			2755+ 2756+	DC DC	A(RE57) A(RE57+16)	address of v1 result address of v2 source
0003600	0000367C			2757+	DC	A(RE57+32)	address of v3 source
00003604	00000010 0000365C			2758+ 2759+REA57	DC DC	A(16) A(RE57)	result length result address
0003610	00003030	00000		2760+	DS DS	FD	gap
00003618	00000000 0000			2761+V1057	DS	XL16	V1 output
00003620 00003628	00000000 0000			2762+ 2763+*	DS	FD	gap
00003630	4440 0000		00004050	2764+X57	DS	OF	1 1 04 0 1
0003630	4110 8EF8 E751 0000 080	ne	000010F8 00000000	2765+ 2766+	LA VL	R1, V1FUDGE v21, O(R1)	load v21 fudge
000363A	E310 5024 00:		00000004	2767+	LGF	R1, V2ADDR	load v2 source
0003640	E761 0000 080		0000000	2768+	VL VLCTD	v22, 0(R1)	use v21 to test decoder
0003646 000364C	E756 0010 1C5 B98D 0020	5 C		2769+ 2770+	EPSW	V21, V22, 1, 1 R2, R0	test instruction extract psw
0003650	5020 500C		000000C	2771+	ST	R2, CCPSW	to save CC
0003654 000365A	E750 5040 080 07FB	OE .	00003618	2772+ 2773+	VST BR	V21, V1057 R11	save v1 output
000365C	U/FD			2773+ 2774+RE57	DC DC	OF	return V1 for this test
000365C				2775+	DROP	R5	
000365C 0003664	8888888 0000 00000000 0000			2776	DC	XL16' 88888888	00000000 00000000 00000000' v1
000366C 0003674	88888888 0000 00006666 5558			2777	DC	XL16' 88888888	00007777 00006666 55555555' v2
				2778 2779		VISTR, 1, 1, 0	
0003680		იიიივდი		2780+ 2781+	DS UST NC	0FD * D5	hase for test data and test neutine
0003680 0003680	000036D8	00003680		2781+ 2782+T58	USI NG DC	*, K5 A(X58)	base for test data and test routine address of test routine
00003684	003A			2783+	DC	H' 58'	test number
00003686 00003687	00 01			2784+ 2785+	DC DC	X' 00' HL1' 1'	MB used
0003087	O1			£10J†	DC	итт т	ND asea

ASMA Ver.	0. 7. 0 zvector- e7-0	08-VISTR					25 Feb 2025 14: 05: 50 Page	61
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00003688 00003689	01 00			2786+ 2787+	DC DC	HL1' 1' HL1' 0'	M5 used CC	
0000368A	07			2788+	DC	HL1' 7'	CC failed mask	
0000368C 00003694	00000000 00000000 FF			2789+ 2790+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed	
00003695 000036A0	E5C9E2E3 D9404040 00003704			2791+ 2792+	DC	CL8' VISTR'	instruction name address of v1 result	
000036A4	00003714			2793+	DC DC	A(RE58) A(RE58+16)	address of v2 source	
000036A8 000036AC	00003724 00000010			2794+ 2795+	DC DC	A(RE58+32) A(16)	address of v3 source result length	
000036B0	00003704			2796+REA58	DC	A(RE58)	result address	
000036B8 000036C0	00000000 00000000 0000000 00000000			2797+ 2798+V1058	DS DS	FD XL16	gap V1 output	
000036C8 000036D0	00000000 00000000 0000000 00000000			2799+	DS	FD		
				2800+*			gap	
000036D8 000036D8	4110 8EF8		000010F8	2801+X58 2802+	DS LA	OF R1, V1FUDGE	load v21 fudge	
000036DC	E751 0000 0806		00000000	2803+	VL	v21, 0(R1)	load v2 source	
000036E2 000036E8	E310 5024 0014 E761 0000 0806		00000024 00000000	2804+ 2805+	LGF VL	R1, V2ADDR v22, O(R1)	use v21 to test decoder	
000036EE 000036F4	E756 0010 1C5C B98D 0020			2806+ 2807+	VISTR EPSW	V21, V22, 1, 1 R2, R0	test instruction extract psw	
000036F8	5020 500C		000000C	2808+	ST	R2, CCPSW	to save CC	
000036FC 00003702	E750 5040 080E 07FB		000036C0	2809+ 2810+	VST BR	V21, V1058 R11	save v1 output return	
$00003704 \\ 00003704$				2811+RE58 2812+	DC DROP	OF R5	V1 for this test	
00003704				2813	DC		00000000 00000000 00000000' v1	
0000370C 00003714 0000371C	00000000 00000000 8888888 00000000 6666666 5555555			2814	DC	XL16' 88888888	00000000 66666666 55555555' v2	
00003728				2815 2816 2817+	VRR_A DS	VISTR, 1, 1, 0 OFD		
00003728 00003728	00003780	00003728		2818+ 2819+T59	USI NG DC		base for test data and test routine address of test routine	
0000372C	003B			2820+	DC	H' 59'	test number	
0000372E 0000372F	00 01			2821+ 2822+	DC DC	X' 00' HL1' 1'	MB used	
00003730 00003731	01 00			2823+ 2824+	DC DC	HL1' 1' HL1' 0'	M5 used CC	
00003732	07			2825+	DC	HL1' 7'	CC failed mask	
00003734 0000373C	00000000 00000000 FF			2826+ 2827+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed	
0000373D	E5C9E2E3 D9404040			2828+	DC	CL8' VISTR'	instruction name	
00003748 0000374C	000037AC 000037BC			2829+ 2830+	DC DC	A(RE59) A(RE59+16)	address of v1 result address of v2 source	
00003750 00003754	000037CC 00000010			2831+ 2832+	DC DC	A(RE59+32) A(16)	address of v3 source result length	
00003758	000037AC			2833+REA59	DC	A(RE59)	result address	
00003760 00003768	0000000 0000000 0000000 0000000			2834+ 2835+V1059	DS DS	FD XL16	gap V1 output	
00003770 00003778	00000000 00000000 00000000 00000000			2836+ 2837+*	DS	FD	gap	

ASMA Ver.	0. 7. 0 zvector-	e7-08-VISTR					25 Feb 2025 14:	05: 50	Page	62
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
			000010F8	2838+X59 2839+	DS LA	OF R1, V1FUDGE	load v21 fudge			
0000378A 00003790	E751 0000 0806 E310 5024 0014 E761 0000 0806		00000000 00000024 00000000	2840+ 2841+ 2842+	VL LGF VL	v21, 0(R1) R1, V2ADDR v22, 0(R1)	load v2 source use v21 to test decoder			
0000379C	E756 0010 1C5C B98D 0020 5020 500C		0000000C	2843+ 2844+ 2845+	VISTR EPSW ST	V21, V22, 1, 1 R2, R0 R2, CCPSW	test instruction extract psw to save CC			
	E750 5040 080E 07FB		00003768	2846+ 2847+ 2848+RE59	VST BR DC	V21, V1059 R11 OF	save v1 output return V1 for this test			
000037AC 000037AC	88880000 000000 00000000 000000			2849+ 2850	DROP DC	R5		v1		
000037BC	88880000 000077 66666666 555555	77		2851	DC	XL16' 88880000	00007777 66666666 55555555'	v2		
000037D0				2852 2853 2854+	DS	VISTR, 1, 1, 0 OFD				
000037D4	00003828 003C	000037D0		2855+ 2856+T60 2857+	USING DC DC	A(X60) H' 60'	base for test data and test address of test routine test number	st rout	i ne	
000037D6 000037D7 000037D8	01 01			2858+ 2859+ 2860+	DC DC DC	X' 00' HL1' 1' HL1' 1'	MB used M5 used			
000037DC	07 00000000 000000	00		2861+ 2862+ 2863+	DC DC DS	HL1' 0' HL1' 7' 2F	CC CC failed mask extracted PSW after test ()	
000037E5 000037F0		40		2864+ 2865+ 2866+	DC DC DC	X' FF' CL8' VI STR' A(RE60)	extracted CC, if test fail instruction name address of v1 result	l ed		
				2867+ 2868+ 2869+	DC DC DC	A(RE60+16) A(RE60+32) A(16)	address of v2 source address of v3 source result length			
00003800 00003808	00003854 00000000 000000 0000000 000000			2870+REA60 2871+ 2872+V1060	DC DS DS	A(RE60) FD XL16	result address gap V1 output			
00003818		00		2873+ 2874+*	DS	FD	gap			
	4110 8EF8		000010F8	2875+X60 2876+	DS LA	OF R1, V1FUDGE	load v21 fudge			
00003832	E751 0000 0806 E310 5024 0014 E761 0000 0806		00000000 00000024 00000000	2877+ 2878+ 2879+	VL LGF VL	v21, 0(R1) R1, V2ADDR v22, 0(R1)	load v2 source use v21 to test decoder			
0000383E 00003844	E756 0010 1C5C B98D 0020 5020 500C		000000C	2880+ 2881+ 2882+	VISTR	V21, V22, 1, 1 R2, R0 R2, CCPSW	test instruction extract psw to save CC			
0000384C 00003852	E750 5040 080E 07FB		00003810	2883+ 2884+	VST BR DC	V21, V1060 R11	save v1 output return			
	00000000 000000			2885+RE60 2886+ 2887	DROP DC	OF R5 XL16' 00000000	V1 for this test 00000000 00000000 00000000'	v1		
00003864	00000000 000000 00000000 777777 66666666 555555	77		2888	DC	XL16' 00000000	7777777 66666666 55555555'	v2		

CL8' VISTR'

A(RE62+16)

A(RE62)

instruction name

address of v1 result

address of v2 source

DC

DC

DC

2940+

2941+

2942+

00003935

00003940

00003944

E5C9E2E3 D9404040

000039A4

000039B4

0003948 000039C4 000039C4 000039C4 000039C4 000039C4 000039C4 00000000 00000000 00000000 000000		0. 7. 0 zvector- e7- 0						25 Feb 2025 14:05:50 Page
003936 0000001 2944 DC A(16) result length 0000000 0000000 0000000 0000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0039358 0039369 0039378 003977 003977 003977 003977 003977 003977 003977 003978 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003988 003998	0003948							
0039360 00000000 00000000	000394C							
003986	0003950							
0003979								gap
1003978 110 1003978 2948 2949 24					2947+V1062	DS	XL16	V1 output
003978 110 8EF8	0003968 0003970					DS	FD	gap
00397E 110 8FF8	2000070					D.C.	O.T.	
003987 E751 0000 0806 00000000 2952+ VL v21, 0(R1) 0000002 2953+ VL v22, 0(R1) 0 load v2 source 003988 E761 0000 0806 00000000 2954+ VL v22, 0(R1) 0 load v2 source 003988 E761 0000 0806 00000000 2954+ VL v22, 0(R1) 0 load v2 source 003988 E761 0000 0806 00000000 2954+ VL v22, 0(R1) 0 load v2 source 003988 E761 0000 0806 00000000 2954+ VL v22, 0(R1) 0 load v2 source 003988 003900 00000000 00000000 2954+ VL v22, 0(R1) 0 load v2 source 003988 003980 003980 0000000 00000000 00000000 000000		4110 OFFO		00001000				1 101 C1
103982 2310 5024 0014 0000002 2953+ VL V22, 0(R1) Use v21 to test decoder 1003988 E756 0010 2C5C 2955+ VI STR V21, V22, 2, 1 test instruction 1003994 B89D 0020 2956+ EFSW R2, R0 extract psw to save CC 1003997 C575 5040 080E 00003980 2558- VI STR V21, V102 Save V1 output V20, 00000000 V20, 0000000 V20, 0000000 V20, 00000000 V20, 00000000							•	Toad V21 Tudge
00398E 761 0000 0806 00000000 00000000 00000000 000000								1 1 0
00398E F756 0010 2C5C 2955+ VISTR V21, V22, 2, 1 test instruction 00394 898 0020 002000 2957+ ST R2, CCPSW 5040 808C 0000396 2959+ V87 V21, V1062 5344 V1040 V21 V1064 V1064 V10								
003994 8980 0020 003996 295 500 0000000 2957+ 5T R2, CCPSW to save C 00000000 0000000 0000000 000000				00000000			V22, U(KI)	
003995 5020 50000 5000 5000 5000 5000 5000 5000 5000 5000 5000						VISIK		
003902				0000000				
0.0394								
003944 003944 003946 2961+ DC DF VI for this test 003946 003940 0000000 00000000 00000000 000000				00003900				
003944 AAAAAAA 00000000 2962 DC XL16' AAAAAAA 00000000 00000000 00000000 V1		U/FB						
003944 AAAAAAA 00000000 000000000 2963 DC XL16'AAAAAAA 0000000 00000000' v1 0039BC 0000000 00000000 00000000 2963 DC XL16'AAAAAAA 00000000 00000000 DDDDDDDD' v2 0039BC 0000000 DDDDDDDDD								vi for this test
0039BC 0000000 0000000 0000000 0000000		AAAAAA 0000000						0000000 0000000 00000000 1
0039B4 AAAAAAA 00000000 DDDDDDDDDDDDDDDDDDDDD					2902	DC	ALIU AAAAAAA	0000000 0000000 0000000 VI
0039BC 0000000 0000000 0000000 0000000					2062	DC	VI 16' AAAAAAAA	0000000 00000000 nnnnnn' 529
2964 2965 VRR VISTR 2, 1, 0					2303	ЪС	ALIU AAAAAAA	עעעעעעע טטטטטטט עעעעעעע ע
0039CS 00003A20 000039CS 2968+T03 DC A(X83) A(X85)	оозовс	00000000 DUDUDUD				T/DD A	WICER O 4 O	
0039C8 00003A20 000039C8 2969+ DC A(X63) base for test data and test routine address of test routine address address of test routine address address address of test routine address address of test routine address address of test routine address address address of test routine address address address address of test routine address address address address of test routine address address address address address of test routine address address address address address of test routine address address address address address address of test routine address	2000000							
0039C			00000000					have Compared to the soul to the sound to the
0039CC 003F 2969+ DC X' 00' DC X' 00' D039CE 00 2970+ DC X' 00' DI X' 00' DI X' 00' DI X' 00' D039CF WB used 0039D0 01 2972+ DC HL1' 2' M5 used M5 used 0039D1 00 2973+ DC HL1' 0' CC CC D039D2 D7 CC failed mask 0039D2 07 2974+ DC HL1' 7' CC failed mask 0039D2 FF 2976+ DC X' FF' extracted PSW after test (has CC) 0039D2 FF 2976+ DC X' FF' extracted CC, if test failed 0039B0 00003ACC 2978+ DC A(RE63) address of v1 result 0039EC 00003A5C 2978+ DC A(RE63+16) address of v2 source 0039F0 00003A6C 2980+ DC A(RE63+32) address of v3 source 0039F1 00003A4C 2981+ DC A(16) result length 0039F2 00003A4C 2982+REA3 DC A(RE63) result address 003A00 0000000 0000000 2984+V1063 DS FD gap 003A10 0000000 00000000 00000000 2985+ DS FD gap 003A20 003A24 E751 0000 0806 00000000 298+ LA RI, V1FUDGE load v21 fudge 003A24 E751 0000 0806 0000000 2990+ VL v21, 0(R1) v22, 0(R1) use v21 to test decoder 003A26 E766 0010 2C5C 2993+ EPSW R2, R0 extract psw		00000100	00003908					
0039CE 00 2970+ DC 2971+ DC HL1'2' MB used 0039D7 02 2971+ DC HL1'1' M5 used 0039D1 00 2973+ DC HL1'0' CC 0039D2 07 2974+ DC HL1'0' CC failed mask 0039D4 0000000 0000000 0000000 2975+ DS 2F extracted PSW after test (has CC) 0039DE FF 2976+ DC X'FF' extracted CC, if test failed 0039DE E5C9E2B3 D9404040 2977+ DC CL8'VISTR' instruction name 0039E0 00003A5C 2978+ DC A(RE63)+6) address of v1 result 0039E0 0003A6C 00003A6C 2980+ DC A(RE63+16) address of v2 source 0039F0 00003A6C 00000000 0000000 2981+ DC A(RE63) address of v3 source 0039F8 00003A4C 0000001 0000000 0000000 0000000 0000000								
0039DC 01								test number
0039D0 01 0039D1 00 0039D2 07 2973+ DC HL1' 0' CC 0039D2 07 2974+ DC HL1' 0' CC 0039D2 07 2975+ DS 2F 2976+ DC X' FF' 0039D0 E5C9E2E3 D9404040 2977+ DC CL8' VISTR' extracted PSW after test (has CC) 0039D2 E5C9E2E3 D9404040 2977+ DC CL8' VISTR' instruction name 0039E8 00003AC 2978+ DC A(RE63) address of v1 result 0039F0 00003AC 2979+ DC A(RE63+16) address of v2 source 0039F0 00003AC 2980+ DC A(RE63+32) address of v3 source 0039F4 00000010 2981+ DC A(RE63) result length 0039F8 00003AC 2980+ DC A(RE63) result address 0039F4 00000000 0000000 2981+ DS FD gap 003A00 0000000 0000000 2983+ DS FD gap 003A01 0000000 0000000 0000000 2985+ DS FD gap 003A10 0000000 0000000 0000000 2985+ DS FD gap 003A10 0000000 0000000 0000000 2985+ DS FD gap 003A20 4110 8F8 0000168 2988+ LA R1, VIFUDGE load v21 fudge 003A24 E751 0000 0806 0000000 2991+ VL v21, 0(R1) 003A30 E761 0000 0806 0000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A30 B98D 0020 2993+ EPSW R2, R0 extract psw								MD wood
0039D1 00 2973+ DC HL1'0' CC 0039D2 07 2974+ DC HL1'7' CC failed mask 0039D4 00000000 00000000 2975+ DS 2F extracted PSW after test (has CC) 0039D6 FF 2976+ DC X'FF' extracted CC, if test failed 0039E0 00003A4C 2978+ DC A(RE63) address of v1 result 0039F0 00003A6C 2979+ DC A(RE63+32) address of v2 source 0039F1 000003A6C 2980+ DC A(RE63+32) address of v3 source 0039F3 00003A4C 2981+ DC A(RE63) result length 0039F3 00003A4C 2981+ DC A(RE63) result ddress of v3 source 003A00 0000004C 2981+ DC A(RE63) result length 003A00 0000000 0000000 2984+V1063 DS FD gap 003A18 0000000 0000000 2985+ <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>								
0039D2 07 2974+ DC HL1'7' CC failed mask 0039D4 0000000 0000000 2975+ DS 2F extracted PSW after test (has CC) 0039D5 FF 2976+ DC X'FF' extracted CC, if test failed 0039E0 0003A4C 2978+ DC A(RE63) address of v1 result 0039E0 00003A6C 2979+ DC A(RE63+16) address of v2 source 0039F4 0000010 2981+ DC A(RE63) result length 003A08 00003A4C 2982+REA63 DC A(RE63) result address 003A00 0000000 2981+ DC A(RE63) result address 003A00 0000000 0000000 2983+ DS FD gap 003A10 0000000 0000000 2984+V1063 DS XL16 V1 output 003A20 003A20 2987+X83 DS FD gap 003A22 2987+X863 DS FD load v		_						
00390L O000000 00000000 2975+ DS 2F extracted PSW after test (has CC) 0039DC FF 2976+ DC X' FF' extracted CC, if test failed 0039DB DE5C9E283 D9404040 2977+ DC CL8' VISTR' instruction name 0039E0 00003A4C 2978+ DC A(RE63) address of v1 result 0039F0 00003A6C 2980+ DC A(RE63+16) address of v2 source 0039F4 0000010 2981+ DC A(RE63) address of v3 source 0039F8 00003A4C 2982+REA63 DC A(RE63) result length 003400 0000000 0000000 2983+ DS FD gap 003A10 0000000 00000000 2984+V1063 DS XL16 V1 output 003A10 0000000 00000000 2985+ DS FD gap 003A20 4 010 8E8 0000168 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 0000000 2998+ VL v21, 0(R1) Load v2 source 003A28 E761 0000 0806 0000000 2991+								
0039DC FF								
0039DD E5C9E283 D9404040 2977+ DC CL8'VISTR' instruction name 0039E8 00003ACC 2978+ DC A(RE63) address of v1 result 0039F0 00003A5C 2979+ DC A(RE63+16) address of v2 source 0039F0 00003A6C 2980+ DC A(RE63+32) address of v3 source 0039F8 00000A4C 2981+ DC A(RE63) result length 003A00 00000000 2983+ DS FD gap 003A08 00000000 00000000 2984+V1063 DS XL16 V1 output 003A10 00000000 00000000 2985+ DS FD gap 003A20 2986+* DS FD gap 003A20 2987+X63 DS FD load v21 fudge 003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000000 2991+ <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
0039E8 00003A4C 2978+ DC A(RE63) address of v1 result 0039E0 00003A5C 2979+ DC A(RE63+16) address of v2 source 0039F0 0000A6C 2980+ DC A(RE63+32) address of v3 source 0039F4 00000010 2981+ DC A(16) result length 0034C0 2982+REA63 DC A(RE63) result address 003A00 0000000 0000000 2983+ DS FD gap 003A01 0000000 0000000 2984+V1063 DS XL16 V1 output 003A10 0000000 0000000 2985+ DS FD gap 003A20 2986+* DS FD gap 003A20 4110 8EF8 00010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 0000000 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
0039EC 00003A5C 2979+ DC A(RE63+16) address of v2 source 0039F0 00003A6C 2980+ DC A(RE63+32) address of v3 source 0039F4 0000010 2981+ DC A(16) result length 0039F8 00003A4C 2982+REA63 DC A(RE63) result address 003A00 0000000 0000000 2983+ DS FD gap 003A10 0000000 0000000 2984+V1063 DS XL16 V1 output 003A10 00000000 0000000 2985+ DS FD gap 003A20 2986+* 2987-X63 DS FD gap 003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 000 0806 0000000 2989+ VL v21, 0(R1) 003A30 E761 0000 0806 0000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A3C B98D 0020 2993+ VISTR V21, V22, 2, 1 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
0039F0 00003A6C 2980+ DC A(RE63+32) address of v3 source 0039F4 0000010 2981+ DC A(16) result length 003A08 00003A4C 2982+REA63 DC A(RE63) result address 003A00 0000000 0000000 2983+ DS FD gap 003A10 0000000 0000000 2984+V1063 DS KL16 V1 output 003A10 0000000 0000000 2985+ DS FD gap 003A20 2987+X63 DS OF 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 00000000 0000000 00000000 0000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000 00000000 00000000								
0039F4 00000010 2981+ DC A(16) result length 0039F8 00003A4C 2982+REA63 DC A(RE63) result address 003A00 00000000 0000000 2983+ DS FD gap 003A10 00000000 0000000 2985+ DS FD gap 003A10 00000000 2985+ DS FD gap 003A20 2986+* 2987+X63 DS FF 003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 2999+ VL v21, 0(R1) 003A2A E310 5024 0014 0000024 2990+ LGF R1, V2ADDR load v2 source 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								
0039F8 00003A4C 2982+REA63 DC A(RE63) result address 003A00 00000000 00000000 2983+ DS FD gap 003A10 00000000 00000000 00000000 00000000 V1 output 003A18 00000000 00000000 2985+ DS FD gap 003A20 2986+* 2987+X63 DS OF 003A20 4110 8EF8 000010F8 298+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 299+ VL v21, 0(R1) 003A3A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								
003A00 00000000 00000000 2983+ DS FD gap 003A08 00000000 0000000 2984+V1063 DS XL16 V1 output 003A10 00000000 00000000 2985+ DS FD gap 003A20 2985+ DS FD gap 003A20 2987+X63 DS OF 003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								
003A08								
003A10 00000000 00000000								V1 output
003A18 00000000 2985+ DS FD gap 003A20 2987+X63 DS 0F 003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw					**************************************	טע	ALIV	11 ouchuc
2986+* 003A20					2985+	DS	FD	gan
003A20 2987+X63 DS 0F 003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw	0001110					<i>D</i> (<i>y</i>	- W	5 ⁴ r
003A20 4110 8EF8 000010F8 2988+ LA R1, V1FUDGE load v21 fudge 003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw	003420					DS	OF	
003A24 E751 0000 0806 00000000 2989+ VL v21, 0(R1) 003A2A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw		4110 8FF8		000010F8				load v21 fudge
003A2A E310 5024 0014 00000024 2990+ LGF R1, V2ADDR load v2 source 003A30 E761 0000 0806 00000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								I du val I duge
003A30 E761 0000 0806 0000000 2991+ VL v22, 0(R1) use v21 to test decoder 003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								load v2 source
003A36 E756 0010 2C5C 2992+ VISTR V21, V22, 2, 1 test instruction 003A3C B98D 0020 2993+ EPSW R2, R0 extract psw								
003A3C B98D 0020 2993+ EPSW R2, R0 extract psw				0000000				
	003A40	5020 500C		000000C		ST	R2, CCPSW	to save CC

ASWA ver.	0. 7. 0 zvector-e7-0	8- VISIK					25 Feb 2025 1	4: 05: 50	rage	00
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
00003A44 00003A4A	E750 5040 080E 07FB		00003A08	2995+ 2996+	VST BR	V21, V1063 R11	save v1 output return			
00003A4C 00003A4C	0000000 0000000			2997+RE63 2998+	DC DROP	0F R5	V1 for this test	4		
00003A4C 00003A54 00003A5C	00000000 00000000 00000000 00000000 000000			2999 3000	DC DC		00000000 CCCCCCCC DDDDDDDD'	v1 v2		
00003A64	CCCCCCC DDDDDDDD			3001 3002	VRR A	VI STR, 2, 1, 0				
00003A70				3003+	DS _	OFD				
00003A70 00003A70 00003A74	00003AC8 0040	00003A70		3004+ 3005+T64 3006+	USI NG DC DC	*, R5 A(X64) H' 64'	base for test data and t address of test routine test number	est routi	ne	
00003A76 00003A77 00003A78	00 02 01			3007+ 3008+ 3009+	DC DC DC	X' 00' HL1' 2' HL1' 1'	M3 used M5 used			
00003A79 00003A7A	00 07			3010+ 3011+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask			
00003A7C 00003A84	00000000 00000000 FF			3012+ 3013+	DS DC	2F X' FF'	extracted PSW after test extracted CC, if test fa			
00003A85 00003A90 00003A94	E5C9E2E3 D9404040 00003AF4 00003B04			3014+ 3015+ 3016+	DC DC DC	CL8' VI STR' A(RE64) A(RE64+16)	instruction name address of v1 result address of v2 source			
00003A98 00003A9C	00003B14 00000010			3017+ 3018+	DC DC	A(RE64+32) A(16)	address of v3 source result length			
00003AA0 00003AA8 00003AB0	00003AF4 00000000 00000000 00000000 00000000			3019+REA64 3020+ 3021+V1064	DC DS DS	A(RE64) FD XL16	result address gap V1 output			
00003AB8 00003AC0	00000000 00000000 00000000			3022+ 3023+*	DS	FD	gap			
00003AC8 00003AC8 00003ACC	4110 8EF8 E751 0000 0806		000010F8 00000000	3024+X64 3025+	DS LA VL	0F R1, V1FUDGE v21, 0(R1)	load v21 fudge			
00003AD2 00003AD8 00003ADE	E310 5024 0014 E761 0000 0806 E756 0010 2C5C		00000024 00000000	3027+ 3028+ 3029+	LGF VL	R1, V2ADDR v22, O(R1) V21, V22, 2, 1	load v2 source use v21 to test decoder test instruction			
00003AE4 00003AE8 00003AEC	B98D 0020 5020 500C E750 5040 080E		0000000C 00003AB0	3030+ 3031+ 3032+	EPSW ST VST	R2, R0 R2, CCPSW V21, V1064	extract psw to save CC save v1 output			
00003AF2 00003AF4	07FB		OOOOODU	3033+ 3034+RE64	BR DC	R11 OF	return V1 for this test			
00003AF4 00003AF4 00003AFC	00000000 00000000 00000000 00000000			3035+ 3036	DROP DC		00000000 00000000 00000000'	v1		
00003B04	00000000 BBBBBBBB			3037	DC	XL16' 00000000	BBBBBBB CCCCCCC DDDDDDDD'	v2		
00003B0C	CCCCCCC DDDDDDDD									

	0. 7. 0 zvector- e7-0						25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				3039 *			
				3040 * case 3 3041 *			e and after zeros CS=1
				3042 *byte			
000 0 10				3043		VISTR, 0, 1, 0	
003B18 003B18		00003B18		3044+ 3045+	DS USING	0FD * P5	base for test data and test routine
03B18	00003B70	00003010		3046+T65	DC	A(X65)	address of test routine
003B1C	0041			3047+	DC	H' 65'	test number
003B1E	00			3048+	DC	X' 00'	10
003B1F 003B20	00 01			3049+ 3050+	DC DC	HL1' 0' HL1' 1'	MB used M5 used
03B2U	00			3051+	DC DC	HL1' 0'	CC ND used
003B22	07			3052+	DC	HL1' 7'	CC failed mask
003B24	0000000 00000000			3053+	DS	2F	extracted PSW after test (has CC)
003B2C	FF			3054+	DC	X' FF'	extracted CC, if test failed
003B2D 003B38	E5C9E2E3 D9404040 00003B9C			3055+ 3056+	DC DC	CL8' VI STR' A(RE65)	instruction name address of v1 result
озва с 103В3С	00003BAC			3057+	DC DC	A(RE65+16)	address of v1 result address of v2 source
03B40	00003BBC			3058+	DC	A(RE65+32)	address of v3 source
03B44	0000010			3059+	DC	A(16)	result length
03B48	00003B9C			3060+REA65	DC	A(RE65)	result address
03B50 03B58	00000000 00000000 0000000 00000000			3061+ 3062+V1065	DS DS	FD XL16	gap V1 output
03B60	0000000 0000000			300&+V1003	DЗ	ALIU	vi oucpuc
03B68	0000000 00000000			3063+	DS	FD	gap
				3064+*			
003B70	4110 OFFO		000010E0	3065+X65	DS	OF	load wat forder
003B70 003B74	4110 8EF8 E751 0000 0806		000010F8 00000000	3066+ 3067+	LA VL	R1, V1FUDGE v21, O(R1)	load v21 fudge
03B7A	E310 5024 0014		00000000	3068+	LGF	R1, V2ADDR	load v2 source
03B80	E761 0000 0806		0000000	3069+	VL	v22, 0(R1)	use v21 to test decoder
03B86				3070+	VISTR	V21, V22, 0, 1	test instruction
03B8C 03B90	B98D 0020 5020 500C		000000C	3071+ 3072+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC
03B94	E750 5040 080E		00003B58	3073+		V21, V1065	save v1 output
03B9A	07FB		00000200	3074+	BR	R11	return
03B9C				3075+RE65	DC	0F	V1 for this test
003B9C	0000000 0000000			3076+	DROP	R5	0000000 0000000 000000011
03B9C 03BA4	8888888 8888888 8888888 00000000			3077	DC	YF10, 99999999	8888888 88888888 00000000' v1
03BAC	8888888 88888888			3078	DC	XL16' 88888888	8888888 88888888 00888888' v2
03ВВ4	88888888 00888888			3079			
				3080	VRR A	VI STR, 0, 1, 0	
03BC0				3081+	DS	OFD	
03BC0	00000010	00003BC0		3082+	USING		base for test data and test routine
03BC0 03BC4	00003C18 0042			3083+T66 3084+	DC DC	A(X66) H' 66'	address of test routine test number
03BC4 03BC6	0042			3085+	DC DC	N' 00'	Cest Humber
003BC7	00			3086+	DC	HL1' 0'	MB used
003BC8	01			3087+	DC	肚1'1'	M5 used
003BC9	00			3088+	DC	HL1' 0'	CC foiled mak
OO3BCA OO3BCC	07 0000000 00000000			3089+ 3090+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test (has CC)
, JUDOU	FF			3090+ 3091+	DC	X' FF'	cactacted for all test (lias to)

ASMA Ver.	0. 7. 0 zvector- e7- 0	8- VI STR					25 Feb 2025 14: 05: 50 Page 6	7
							8	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00003BD5	E5C9E2E3 D9404040			3092+	DC	CL8' VISTR'	instruction name	
00003BE0	00003C44			3093+	DC	A(RE66)	address of v1 result	
00003BE4	00003C54			3094+	DC	A(RE66+16)	address of v2 source	
00003BE8	00003C64			3095+	DC	A(RE66+32)	address of v3 source	
00003BEC	0000010			3096+	DC	A(16)	result length	
00003BF0	00003C44			3097+REA66	DC	A(RE66)	result address	
00003BF8	00000000 00000000			3098+	DS	FD	gap V1 output	
00003C00	00000000 00000000			3099+V1066	DS	XL16	V1 output	
00003C08 00003C10	00000000 00000000 00000000 00000000			3100+ 3101+*	DS	FD	gap	
00003C18				3102+X66	DS	0F		
00003C18	4110 8EF8		000010F8	3103+	LA	R1, V1FUDGE	load v21 fudge	
00003C1C	E751 0000 0806		00000000	3104+	VL	v21, 0(R1)		
00003C22	E310 5024 0014		00000024	3105+	LGF	R1, V2ADDR	load v2 source	
00003C28	E761 0000 0806		00000000	3106+	VL	v22, 0(R1)	use v21 to test decoder	
00003C2E	E756 0010 0C5C			3107+	VISTR	V21, V22, 0, 1	test instruction	
00003C34	B98D 0020		0000000	3108+	EPSW	R2, R0	extract psw	
00003C38 00003C3C	5020 500C E750 5040 080E		0000000C 00003C00	3109+	ST VST	R2, CCPSW	to save CC	
00003C3C	07FB		00003000	3110+ 3111+	BR	V21, V1066 R11	save v1 output return	
00003C42 00003C44	ОТТВ			3112+RE66	DC DC	OF	V1 for this test	
00003C44				3113+	DROP	R5	VI TOI CHIS CCSC	
00003C44	8888888 88888888			3114	DC		8888888 88000000 00000000' v1	
00003C4C	88000000 00000000							
00003C54	8888888 8888888			3115	DC	XL16' 88888888	8888888 88008880 88888888' v2	
00003C5C	88008880 8888888							
				3116	T/DD 4	TIT CITID O 4 O		
00000000				3117		VI STR, 0, 1, 0		
00003C68 00003C68		00003C68		3118+ 3119+	DS USING	0FD * D5	base for test data and test routine	
00003C68	00003CC0	00003008		3120+T67	DC	A(X67)	address of test routine	
00003C6C	0043			3121+	DC	H' 67'	test number	
00003C6E	00			3122+	DC	X' 00'	cose number	
00003C6F	00			3123+	DC	HL1' 0'	MB used	
00003C70	01			3124+	DC	HL1' 1'	M5 used	
00003C71	00			3125+	DC	HL1' 0'	CC	
00003C72	07			3126+	DC	LL1'7'	CC failed mask	
00003C74	00000000 00000000			3127+	DS	2F	extracted PSW after test (has CC)	
00003C7C 00003C7D	FF E5C9E2E3 D9404040			3128+ 3129+	DC DC	X' FF' CL8' VI STR'	extracted CC, if test failed instruction name	
00003C7D	00003CEC			3129+ 3130+	DC DC	A(RE67)	address of v1 result	
00003C8C	00003CFC			3131+	DC	A(RE67+16)	address of v2 source	
00003C8C	00003D0C			3132+	DC	A(RE67+10) A(RE67+32)	address of v2 source	
00003C94	00000010			3133+	DC	A(16)	result length	
00003C98	00003CEC			3134+REA67	DC	A(RE67)	result address	
00003CA0	00000000 00000000			3135+	DS	FD	gap	
00003CA8	00000000 00000000			3136+V1067	DS	XL16	gap V1 output	
00003CB0	00000000 00000000			0107	DC	TID.		
00003CB8	00000000 00000000			3137+	DS	FD	gap	
00003CC0				3138+* 3139+X67	DC	OF		
00003CC0	4110 8EF8		000010F8	3140+	DS LA	R1, V1FUDGE	load v21 fudge	
00003CC0	E751 0000 0806		00001018	3141+	VL	v21, 0(R1)	Todu val Tuuge	
00003CCA	E310 5024 0014		00000000	3142+	LGF	R1, V2ADDR	load v2 source	
00003CD0	E761 0000 0806		00000000		VL	v22, 0(R1)	use v21 to test decoder	

ASMA Ver.	0. 7. 0 zvector-e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page 68
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003CD6	E756 0010 0C5C			3144+	VICTD	V21, V22, 0, 1	test instruction
00003CDC	B98D 0020			3145+	EPSW	R2, R0	extract psw
00003CE0	5020 500C		000000C	3146+	ST	R2, CCPSW	to save CC
00003CE4	E750 5040 080E		00003CA8	3147+	VST	V21, V1067	save v1 output
00003CEA	07FB			3148+	BR	R11	return
00003CEC				3149+RE67	DC	0F	V1 for this test
00003CEC	00000000 0000000			3150+	DROP	R5	0000000 0000000 000000001
00003CEC 00003CF4	88888800 00000000 00000000 00000000			3151	DC	XL10 88888800	00000000 00000000 00000000' v1
00003CFC	88888800 88888888			3152	DC	XI.16' 88888800	8888888 8888888 88888888' v2
00003D04	88888888 88888888			0102	ЪС	ALIO OOOOOOO	V2
				3153			
				3154		VI STR, 0, 1, 0	
00003D10				3155+	DS	OFD	
00003D10	00000000	00003D10		3156+	USING		base for test data and test routine
00003D10 00003D14	00003D68 0044			3157+T68	DC	A(X68) H' 68'	address of test routine
00003D14	0044			3158+ 3159+	DC DC	X' 00'	test number
00003D17	00			3160+	DC	HL1'0'	MB used
00003D18	01			3161+	DC	HL1' 1'	M5 used
00003D19	00			3162+	DC	HL1' 0'	CC
00003D1A	07			3163+	DC	HL1' 7'	CC failed mask
00003D1C	00000000 00000000			3164+	DS	2F	extracted PSW after test (has CC)
00003D24 00003D25	FF COESES DOAGAGAG			3165+ 3166+	DC	X' FF' CL8' VI STR'	extracted CC, if test failed
00003D25	E5C9E2E3 D9404040 00003D94			3167+	DC DC	A(RE68)	instruction name address of v1 result
00003D34	00003D34 00003DA4			3168+	DC	A(RE68+16)	address of v2 source
00003D38	00003DB4			3169+	DC	A(RE68+32)	address of v3 source
00003D3C	0000010			3170+	DC	A(16)	result length
00003D40	00003D94			3171+REA68	DC	A(RE68)	result address
00003D48	00000000 00000000			3172+	DS	FD	gap V1 output
00003D50 00003D58	00000000 00000000 0000000 00000000			3173+V1068	DS	XL16	vi output
00003D38	0000000 0000000			3174+	DS	FD	gap
00000000				3175+*	DO	10	8 ^u r
00003D68				3176+X68	DS	0F	
00003D68	4110 8EF8		000010F8	3177+	LA	R1, V1FUDGE	load v21 fudge
00003D6C	E751 0000 0806		00000000	3178+	VL	v21, 0(R1)	
00003D72	E310 5024 0014		00000024	3179+	LGF VI	R1, V2ADDR	load v2 source
00003D78 00003D7E	E761 0000 0806 E756 0010 0C5C		00000000	3180+ 3181+	VL VISTR	v22, 0(R1) V21, V22, 0, 1	use v21 to test decoder test instruction
00003D7E	B98D 0020			3182+	EPSW	R2, R0	extract psw
00003D88	5020 500C		000000C	3183+	ST	R2, CCPSW	to save CC
00003D8C	E750 5040 080E		00003D50	3184+	VST	V21, V1068	save v1 output
00003D92	07FB			3185+	BR	R11	return
00003D94 00003D94				3186+RE68 3187+	DC DROP	OF R5	V1 for this test
00003D94	88888888 88888888			3187+	DROP		8888888 8888888 00000000' v1
00003D9C	8888888 00000000			0100	ьс	VIIA 00000000	VI
00003DA4	8888888 8888888			3189	DC	XL16' 88888888	8888888 8888888 00880088' v2
00003DAC	8888888 00880088						
				3190	****	TIT COMP O 1 0	
OOOOODDO				3191		VI STR, 0, 1, 0	
00003DB8 00003DB8		00003DB8		3192+ 3193+	DS USING	0FD * R5	base for test data and test routine
00003DB8	00003E10	OUUUUU		3194+T69	DC	A(X69)	address of test routine
0000000					_ •	()	Auni Coo Ci Coo I Cuci IIC

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page 6	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
00003DBC	0045			3195+	DC	Н' 69'	test number	
00003DBE	00			3196+	DC	X' 00'		
00003DBF	00			3197+	DC	HL1' 0'	MB used	
00003DC0	01			3198+	DC	HL1' 1'	M5 used	
00003DC1	00			3199+	DC	HL1' 0'	CC	
00003DC2	07			3200+	DC	HL1' 7'	CC failed mask	
00003DC4	00000000 00000000			3201+	DS	2F	extracted PSW after test (has CC)	
00003DCC	FF			3202+	DC	X' FF'	extracted CC, if test failed	
00003DCD	E5C9E2E3 D9404040			3203+	DC	CL8' VISTR'	instruction name	
00003DD8	00003E3C			3204+	DC	A(RE69)	address of v1 result	
00003DDC	00003E4C			3205+	DC	A(RE69+16)	address of v2 source	
00003DE0 00003DE4	00003E5C			3206+ 3207+	DC DC	A(RE69+32)	address of v3 source	
00003DE4 00003DE8	00000010 00003E3C			3208+REA69	DC DC	A(16) A(RE69)	result length result address	
00003DE0	0000000 00000000			3209+	DS	FD		
00003DF8	0000000 0000000			3210+V1069	DS DS	XL16	gap V1 output	
00003E10	0000000 0000000			J≈10+V1005	DO	ALIU	VI oucput	
00003E08	0000000 0000000			3211+	DS	FD	gap	
00000200				3212+*	20	12	8"r	
00003E10				3213+X69	DS	OF		
00003E10	4110 8EF8		000010F8	3214+	LA	R1, V1FUDGE	load v21 fudge	
00003E14	E751 0000 0806		00000000	3215+	VL	v21, 0(R1)	o	
00003E1A	E310 5024 0014		00000024	3216+	LGF	R1, V2ADDR	load v2 source	
00003E20	E761 0000 0806		00000000	3217+	VL	v22, 0(R1)	use v21 to test decoder	
00003E26	E756 0010 0C5C			3218+	VISTR	V21, V22, 0, 1	test instruction	
00003E2C	B98D 0020			3219+	EPSW	R2, R0	extract psw	
00003E30	5020 500C		000000C	3220+	ST	R2, CCPSW	to save CC	
00003E34	E750 5040 080E		00003DF8	3221+	VST	V21, V1069	save v1 output	
00003E3A	07FB			3222+	BR	R11	return	
00003E3C				3223+RE69	DC	OF R5	V1 for this test	
00003E3C 00003E3C	8888888 88888888			3224+ 3225	DROP DC		8888888 88000000 00000000' v1	
00003E3C	88000000 00000000			JAAJ	DC	VIIO 00000000	0000000 0000000 0000000 VI	
00003E44 00003E4C	88888888 88888888			3226	DC	XI 16' 8888888	8888888 88008880 00888888' v2	
00003E4C	88008880 00888888			0 & & O	DC	ALIO 00000000	0000000 0000000 0000000 V2	
00000101				3227				
				3228	VRR A	VISTR, 0, 1, 0		
00003E60				3229+	DS _	OFD		
00003E60		00003E60		3230+	USING	*, R 5	base for test data and test routine	
00003E60	00003EB8			3231+T70	DC	A(X70)	address of test routine	
00003E64	0046			3232+	DC	H' 70'	test number	
00003E66	00			3233+	DC	X' 00'	10	
00003E67	00			3234+	DC	HL1'0'	MB used	
00003E68	01			3235+	DC	HL1' 1'	M5 used	
00003E69	00			3236+	DC DC	HL1' 0'	CC foiled mak	
00003E6A	07			3237+	DC DC	HL1' 7' 2F	CC failed mask	
00003E6C 00003E74	00000000 00000000 FF			3238+ 3239+	DS DC	X' FF'	extracted PSW after test (has CC) extracted CC, if test failed	
00003E74	E5C9E2E3 D9404040			3240+	DC DC	CL8' VISTR'	instruction name	
00003E73	00003EE4			3241+	DC	A(RE70)	address of v1 result	
00003E84	00003EF4			3242+	DC	A(RE70) A(RE70+16)	address of v2 source	
00003E88	00003F04			3243+	DC	A(RE70+10) A(RE70+32)	address of v2 source	
00003E8C	00000010			3244+	DC	A(16)	result length	
00003E90	00003EE4			3245+REA70	DC	A(RE70)	result address	
00003E98	0000000 00000000			3246+	DS	FD		
00003EA0	00000000 00000000			3247+V1070	DS	XL16	gap V1 output	
							-	

ASMA Ver.	0.7.0 zvector-e7-0	8-VISTR					25 Feb 2025 14: 05: 50 Page	70
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00003EA8 00003EB0	00000000 00000000 00000000 00000000			3248+	DS	FD	gap	
00003EB8 00003EB8	4110 8EF8		000010F8	3249+* 3250+X70 3251+	DS LA	OF R1, V1FUDGE	load v21 fudge	
00003EBC 00003EC2 00003EC8 00003ECE	E751 0000 0806 E310 5024 0014 E761 0000 0806 E756 0010 0C5C		0000000 0000024 0000000	3252+ 3253+ 3254+ 3255+	VL LGF VL	v21, 0(R1) R1, V2ADDR v22, 0(R1) V21, V22, 0, 1	load v2 source use v21 to test decoder test instruction	
00003ECE 00003ED4 00003ED8 00003EDC	B98D 0020 5020 500C E750 5040 080E		0000000C 00003EA0	3256+ 3257+ 3258+			extract psw to save CC save v1 output	
00003EE2 00003EE4 00003EE4	07FB		000002.10	3259+ 3260+RE70 3261+	BR DC DROP	R11 OF R5	return V1 for this test	
00003EE4 00003EEC	88888800 00000000 00000000 00000000			3262	DC	XL16' 88888800	00000000 00000000 00000000' v1	
	88888800 88888888 88880088 88888888			3263 3264	DC	VI10, 98988800	8888888 88880088 88888888' v2	
00003F08				3265 *hal fword 3266 3267+		VISTR, 1, 1, 0 OFD		
00003F08 00003F08 00003F0C	00003F60 0047	00003F08		3268+ 3269+T71 3270+	USING DC DC	*, R5 A(X71) H' 71'	base for test data and test routine address of test routine test number	
00003F0E 00003F0F 00003F10	00 01 01			3271+ 3272+ 3273+	DC DC DC	X' 00' HL1' 1' HL1' 1'	MB used M5 used	
00003F11 00003F12 00003F14	00 07 00000000 00000000			3274+ 3275+ 3276+	DC DC DS	HL1' 0' HL1' 7' 2F X' FF'	CC CC failed mask extracted PSW after test (has CC)	
00003F28	FF E5C9E2E3 D9404040 00003F8C			3277+ 3278+ 3279+	DC DC DC	CL8' VI STR' A(RE71)	extracted CC, if test failed instruction name address of v1 result	
00003F2C 00003F30 00003F34	00003F9C 00003FAC 00000010			3280+ 3281+ 3282+	DC DC DC	A(RE71+16) A(RE71+32) A(16)	address of v2 source address of v3 source result length	
00003F38 00003F40 00003F48	00003F8C 00000000 00000000 00000000 00000000			3283+REA71 3284+ 3285+V1071	DC DS DS	A(RE71) FD XL16	result address gap V1 output	
00003F58	00000000 00000000			3286+ 3287+*	DS	FD	gap	
00003F64 00003F6A	4110 8EF8 E751 0000 0806 E310 5024 0014 E761 0000 0806		000010F8 00000000 00000024 00000000	3288+X71 3289+ 3290+ 3291+ 3292+	DS LA VL LGF VL	OF R1, V1FUDGE v21, O(R1) R1, V2ADDR v22, O(R1)	load v21 fudge load v2 source use v21 to test decoder	
00003F76 00003F7C 00003F80	E756 0010 1C5C B98D 0020 5020 500C E750 5040 080E		000000C 00003F48	3293+ 3294+ 3295+ 3296+	VI STR EPSW ST	V21, V22, 1, 1 R2, R0 R2, CCPSW V21, V1071	test instruction extract psw to save CC save v1 output	
	07FB		0000110	3297+ 3298+RE71 3299+	BR DC DROP	R11 OF	return V1 for this test	

ASMA Ver.	0. 7. 0 zved	ctor- e7- 08	- VI STR					2	25 Feb 2025	14: 05: 50	Page	71
LOC	OBJECT (CODE	ADDR1	ADDR2	STMT							
00003F8C 00003F94	88888888 88 88888888 00				3300	DC	XL16' 88888888	88888888 88888888	3 0000000'	v1		
	88888888 88 88888888 00				3301	DC	XL16' 88888888	88888888 88888888	3 00008888'	v2		
					3302 3303	VRR A	VISTR, 1, 1, 0					
00003FB0					3304+	DS DS	0FD					
00003FB0			00003FB0		3305+	USING		base for tes			i ne	
00003FB0	00004008				3306+T72	DC	A(X72)	address of t	est routine			
00003FB4 00003FB6	0048 00				3307+ 3308+	DC DC	H' 72' X' 00'	test number				
00003FB7	01				3309+	DC	HL1' 1'	MB used				
00003FB8	01				3310+	DC	HL1' 1'	M5 used				
00003FB9	00				3311+	DC	HL1' 0'	CC				
00003FBA	07	200000			3312+	DC	HL1' 7'	CC failed ma		. (1 00	`	
00003FBC 00003FC4	00000000 00 FF	000000			3313+ 3314+	DS DC	2F X' FF'	extracted PS extracted CO)	
00003FC4	E5C9E2E3 D9	0404040			3315+	DC	CL8' VISTR'	instruction		arreu		
00003FD0	00004034	7101010			3316+	DC	A(RE72)	address of v				
00003FD4	00004044				3317+	DC	A(RE72+16)	address of v	2 source			
00003FD8	00004054				3318+	DC	A(RE72+32)	address of y				
00003FDC	00000010				3319+	DC	A(16)	result lengt				
00003FE0 00003FE8	00004034 00000000 00	000000			3320+REA72 3321+	DC DS	A(RE72) FD	result addre	ess			
00003FE0	00000000 00				3322+V1072	DS DS	XL16	gap V1 output				
00003FF8	00000000 00				0022.12012			. = ouepue				
00004000	00000000 00	000000			3323+ 3324+*	DS	FD	gap				
00004008					3325+X72	DS	0F					
00004008	4110 8EF8			000010F8	3326+	LA	R1, V1FUDGE	load v21 fudg	ge			
0000400C	E751 0000 (00000000	3327+	VL	v21, 0(R1)	1 10				
00004012	E310 5024 (E761 0000 (00000024 00000000	3328+ 3329+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 sour use v21 to t				
	E756 0010 1			0000000	3330+		V21, V22, 1, 1		instructio			
00004024	B98D 0020				3331+		R2, R0	extract psw				
00004028	5020 500C			000000C	3332+	ST	R2, CCPSW	to save (
0000402C	E750 5040 ()80E		00003FF0	3333+		V21, V1072	save v1 outp	out			
00004032 00004034	07FB				3334+ 3335+RE72	BR DC	R11 OF	return V1 for this	test			
00004034					3336+		R5	, i i oi chi s				
00004034	8888888 00				3337	DC	XL16' 8888888	00000000 00000000	00000000'	$\mathbf{v1}$		
	00000000 00 8888888 00				3338	DC	XL16' 88888888	00008888 88888888	8 88888888'	$\mathbf{v2}$		
	8888888 88											
					3339 3340		VISTR, 1, 1, 0					
00004058			00004070		3341+	DS	OFD * Dr	L C .	4 1-4		•	
00004058 00004058	000040В0		00004058		3342+ 3343+T73	USI NG DC	*, R5 A(X73)	base for tes address of t			ı ne	
00004058 0000405C	00040В0				3344+	DC DC	H' 73'	test number	.est ToutTile			
0000405E	00				3345+		X' 00'	cost number				
0000405F	01				3346+	DC	HL1' 1'	MB used				
00004060	01				3347+	DC	HL1' 1'	M5 used	l			
00004061 00004062	00 07				3348+ 3349+	DC DC	HL1' 0' HL1' 7'	CC CC failed ma	sek			
	00000000 00	000000			3350+	DS	2F	extracted PS		t (has CC)	
30001001	3000000 00							Onci deced 1 c	ur cor cos	- (1145 00	,	

	0. 7. 0 zvector- e7-0						25 Feb 2025 14: 05: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000406C	FF			3351+	DC	X' FF'	extracted CC, if test failed
000406D	E5C9E2E3 D9404040			3352+	DC	CL8' VISTR'	instruction name
0004078	000040DC			3353+	DC	A(RE73)	address of v1 result
000407C	000040EC			3354+	DC	A(RE73+16)	address of v2 source
0004080	000040FC			3355+	DC	A(RE73+32)	address of v3 source
0004084	00000010			3356+	DC	A(16)	result length
0004088	000040DC			3357+REA73	DC	A(RE73)	result address
0004090	0000000 00000000			3358+	DS	FD	gap
0004098	00000000 00000000			3359+V1073	DS	XL16	V1 output
00040A0	00000000 00000000			2222	D .C		
00040A8	00000000 00000000			3360+	DS	FD	gap
0004000				3361+*	D.C.	O.E.	
00040B0	4440 OFFO		00001000	3362+X73	DS	OF	1 1 04 6 1
00040B0	4110 8EF8		000010F8	3363+	LA	R1, V1FUDGE	load v21 fudge
00040B4	E751 0000 0806		00000000	3364+	VL LCE	v21, 0(R1)	load v9 gausse
00040BA	E310 5024 0014		00000024	3365+	LGF	R1, V2ADDR	load v2 source
00040C0	E761 0000 0806		0000000	3366+	VL CTD	v22, 0(R1)	use v21 to test decoder
00040C6	E756 0010 1C5C			3367+	VISIK	V21, V22, 1, 1	test instruction
00040CC	B98D 0020		0000000	3368+		R2, R0	extract psw
00040D0	5020 500C		000000C	3369+	ST VST	R2, CCPSW	to save CC
00040D4 00040DA	E750 5040 080E 07FB		00004098	3370+ 3371+	BR	V21, V1073 R11	save v1 output
00040DA 00040DC	U/FB			3372+RE73	DC DC	OF	return V1 for this test
00040DC				3373+	DROP	R5	VI TOT CHI'S CESC
0040DC	8888888 88888888			3374	DKOP		8888888 00000000 00000000' v1
00040E4	00000000 00000000			3374	DC	AL10 00000000	00000000 00000000 00000000 71
00040E4 00040EC	88888888 88888888			3375	DC	YI 16' 2222222	8888888 00000888 00008888' v2
00040EC	00000888 00008888			3373	ьс	ALIU 00000000	0000000 0000000 0000000 VE
0001011				3376			
				3377	VRR A	VISTR, 1, 1, 0	
0004100				3378+	DS DS	OFD	
0004100		00004100		3379+	USING		base for test data and test routine
	00004158			3380+T74	DC	A(X74)	address of test routine
0004104				3381+	DC	H' 74'	test number
0004106	00			3382+	DC	X' 00'	
0004107	01			3383+	DC	HL1' 1'	MB used
0004108	01			3384+	DC	HL1' 1'	M5 used
0004109	00			3385+	DC	HL1' 0'	CC
000410A	07			3386+	DC	HL1' 7'	CC failed mask
000410C	0000000 00000000			3387+	DS	2F	extracted PSW after test (has CC)
0004114	FF			3388+	DC	X' FF'	extracted CC, if test failed
0004115	E5C9E2E3 D9404040			3389+	DC	CL8' VISTR'	instruction name
0004120	00004184			3390+	DC	A(RE74)	address of v1 result
0004124	00004194			3391+	DC	A(RE74+16)	address of v2 source
0004128	000041A4			3392+	DC	A(RE74+32)	address of v3 source
	00000010			3393+	DC	A(16)	result length
	00004184			3394+REA74	DC	A(RE74)	result address
0004130				3395+	DS	FD	gap
0004130 0004138	0000000 00000000					XL16	VI outnut
000412C 0004130 0004138 0004140	00000000 00000000 0000000 00000000			3396+V1074	DS	ALIU	Ĭ1 output
0004130 0004138 0004140 0004148	00000000 00000000 00000000 00000000 000000						
0004130 0004138 0004140 0004148	00000000 00000000 0000000 00000000			3397+	DS DS	FD	gap
0004130 0004138 0004140 0004148 0004150	00000000 00000000 00000000 00000000 000000			3397+ 3398+*	DS	FD	
0004130 0004138 0004140 0004148 0004150	00000000 00000000 00000000 00000000 000000		00001070	3397+ 3398+* 3399+X74	DS DS	FD OF	gap
0004130 0004138 0004140 0004148 0004150 0004158	00000000 00000000 00000000 00000000 000000		000010F8	3397+ 3398+* 3399+X74 3400+	DS DS LA	FD OF R1, V1FUDGE	
0004130 0004138 0004140 0004148 0004150	00000000 00000000 00000000 00000000 000000		000010F8 00000000 00000024	3397+ 3398+* 3399+X74 3400+ 3401+	DS DS	FD OF	gap

ASMA Ver.	0. 7. 0 zvector- e7- 0	8-VISTR					25 Feb 2025 14: 05: 50 Page 73
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0000416E	E761 0000 0806 E756 0010 1C5C		00000000	3403+ 3404+	VISTR	v22, 0(R1) V21, V22, 1, 1	use v21 to test decoder test instruction
00004178	B98D 0020 5020 500C E750 5040 080E		0000000C 00004140		EPSW ST VST	R2, R0 R2, CCPSW V21, V1074	extract psw to save CC save v1 output
00004182 00004184 00004184	07FB			3408+ 3409+RE74 3410+	BR DC DROP	R11 OF R5	return V1 for this test
00004184 0000418C	00000000 00000000			3411	DC	XL16' 88880000	00000000 00000000 00000000' v1
	88880000 88888888 00000888 00008888			3412 3413 *	DC		8888888 00000888 00008888' v2
							CS=1
000041A8				3416 3417 3418+	VRR_A DS	VI STR, 0, 1, 0 OFD	
000041A8 000041A8		000041A8		3419+ 3420+T75	USI NG DC	*, R5 A(X75)	base for test data and test routine address of test routine
000041AC 000041AE 000041AF				3421+ 3422+ 3423+	DC DC DC	H' 75' X' 00' HL1' 0'	test number MB used
000041B0 000041B1	01 00			3424+ 3425+	DC DC	HL1' 1' HL1' 0'	M5 used CC
000041B2 000041B4 000041BC	07 00000000 00000000 FF			3426+ 3427+ 3428+	DC DS DC	HL1' 7' 2F X' FF'	CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
000041BD 000041C8	E5C9E2E3 D9404040 0000422C			3429+ 3430+	DC DC	CL8' VISTR' A(RE75)	instruction name address of v1 result
000041CC 000041D0 000041D4	0000424C			3431+ 3432+ 3433+	DC DC DC	A(RE75+16) A(RE75+32) A(16)	address of v2 source address of v3 source result length
000041D8 000041E0	0000422C 00000000 00000000			3434+REA75 3435+	DC DS	A(RE75) FD	result address gap V1 output
000041E8 000041F0 000041F8	00000000 00000000 00000000 00000000 000000			3436+V1075 3437+	DS DS	XL16 FD	gap
00004200			00001050	3438+* 3439+X75	DS	0F	
00004200 00004204 0000420A	4110 8EF8 E751 0000 0806 E310 5024 0014		000010F8 00000000 00000024	3440+ 3441+ 3442+	LA VL LGF	R1, V1FUDGE v21, O(R1) R1, V2ADDR	load v21 fudge load v2 source
00004210 00004216	E761 0000 0806 E756 0010 0C5C		00000000	3443+ 3444+	VL VISTR	v22, 0(R1) V21, V22, 0, 1	use v21 to test decoder test instruction
0000421C 00004220 00004224	B98D 0020 5020 500C E750 5040 080E		0000000C 000041E8	3445+ 3446+ 3447+	ST VST	R2, R0 R2, CCPSW V21, V1075	extract psw to save CC save v1 output
0000422A 0000422C	07FB			3448+ 3449+ R E75	BR DC	R11 0F	return V1 for this test
0000422C 0000422C 00004234	88838182 84868700 00000000 00000000			3450+ 3451	DROP DC	R5 XL16' 88838182	84868700 00000000 00000000' v1
0000423C 00004244				3452	DC	XL16' 88838182	84868700 81880000 000D1111' v2
				3453			

	0. 7. 0 zvector-e7	ADDR1	ADDR2	STMI				25 Feb 2025 14: 05: 50	- 450	74
	00000000	ADDKI	ADDIC	3454 3455 3456	DC	F' 0'	END OF TABLE			
004250	00000000			3456	DC DC	F' 0' F' 0'				

ISIM VCI.	0. 7. 0 zvector- e7-	- 08- VISTR							25 Feb 2025 1	4: 05: 50	Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMI								
				3458 *			1 1 1					
				3459 * table 3460 *	of poi	nters to 11	ndividual tests					
0004254				3461 E7TESTS	DS	OF						
0001201				3462	PTTAB							
0004254				3463+TTABLE	DS	OF_						
0004254	00001118			3464+	DC	A(T1)			address			
0004258 000425C	000011C0 00001268			3465+ 3466+	DC	A(T2)			address			
004230	00001208			3467+	DC DC	A(T3) A(T4)			address address			
004264	00001310 000013B8			3468+	DC	A(T5)			address			
0004268	00001460			3469+	DC	A(T6)			address			
000426C	00001508			3470+	DC	A(T7)			address			
0004270	000015B0			3471+	DC	A(T8)			address			
0004274	00001658			3472+	DC	A(T9)			address			
0004278 000427C	00001700 000017A8			3473+ 3474+	DC DC	A(T10) A(T11)			address address			
004270	00001748			3475+	DC	A(T12)			address			
004284	000018F8			3476+	DC	A(T13)			address			
004288	000019A0			3477+	DC	A(T14)			address			
00428C	00001A48			3478+	DC	A(T15)			address			
004290	00001AF0			3479+	DC	A(T16)			address			
004294	00001B98			3480+	DC	A(T17)			address			
004298	00001CE8			3481+	DC DC	A(T18)			address			
00429C 0042A0	00001CE8 00001D90			3482+ 3483+	DC DC	A(T19) A(T20)			address address			
0042A0	00001E38			3484+	DC	A(T21)			address			
0042A8	00001EE0			3485+	DC	A(T22)			address			
0042AC	00001F88			3486 +	DC	A(T23)			address			
0042B0	00002030			3487+	DC	A(T24)			address			
0042B4	000020D8			3488+	DC	A(T25)			address			
0042B8	00002180			3489+	DC	A(T26)			address			
0042BC 0042C0	00002228 000022D0			3490+ 3491+	DC DC	A(T27) A(T28)			address address			
0042C0 0042C4	00002200			3492+	DC DC	A(T29)			address			
0042C8	00002420			3493+	DC	A(T30)			address			
0042CC	000024C8			3494+	DC	A(T31)			address			
0042D0	00002570			3495+	DC	A(T32)			address			
0042D4	00002618			3496+	DC	A(T33)			address			
0042D8	000026C0			3497+	DC	A(T34)			address			
0042DC 0042E0	00002768 00002810			3498+ 3499+	DC DC	A(T35) A(T36)			address address			
0042E0	000028B8			3500+	DC	A(T37)			address			
0042E8	00002960			3501+	DC	A(T38)			address			
0042EC	00002A08			3502+	DC	A(T39)			address			
0042F0	00002AB0			3503+	DC	A(T40)			address			
0042F4	00002B58			3504+	DC	A(T41)			address			
0042F8	00002C00			3505+	DC DC	A(T42)			address			
0042FC 004300	00002CA8 00002D50			3506+ 3507+	DC DC	A(T43) A(T44)			address address			
004304	00002D50 00002DF8			3508+	DC	A(T45)			address			
004304	00002EA0			3509+	DC	A(T46)			address			
00430C	00002F48			3510+	DC	A(T47)			address			
004310	00002FF0			3511+	DC	A(T48)			address			
004314	00003098			3512+	DC	A(T49)			address			
004318	00003140			3513+	DC	A(T50)	t	est	address			

SMA Ver.	0. 7. 0 zvector- e7	- 08- VI STR				25 Feb 2025 14: 05: 50 Page	77
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
	323_31 332_				**************************************	. * * * * * * * * * * * * * * * * * * *	
				3546 ****** 3547 *	Register equates	************	
				3548 *****		***********	
		0000000	00000001	3550 RO	EQU O		
		0000001	0000001	3551 R1	EQU 1		
		00000002 00000003	00000001 00000001	3552 R2 3553 R3	EQU 2 EQU 3		
		0000004	0000001	3554 R4	EQU 4		
		00000005 00000006	00000001 00000001	3555 R5 3556 R6	EQU 2 EQU 3 EQU 4 EQU 5 EQU 6 EQU 7 EQU 8 EQU 9 EQU 10		
		00000007	00000001	3557 R7	EĞU 7		
		00000008	00000001	3558 R8	EQU 8		
		0000009 000000A	$00000001 \\ 00000001$	3559 R9 3560 R10	EQU 9 EQU 10		
		000000B	0000001	3561 R11	EQU 11		
		000000C 000000D	00000001 00000001	3562 R12 3563 R13	EQU 12 EQU 13		
		000000D	00000001	3564 R14	EQU 14		
		000000F	0000001	3565 R15	EQU 15		
					********	***********	
				3568 * 3569 *****	Register equates	***********	
				3309			
		0000000	00000001	0571 NO	FOU O		
		0000000 0000001	00000001 00000001	3571 V0 3572 V1	EQU 0 EQU 1		
		0000002	0000001	3573 V2	EQU 2		
		00000003 00000004	00000001 00000001	3574 V3 3575 V4	EQU 3		
		0000004	00000001	3576 V5	EQU 5		
		0000006	0000001	3577 V6	EQU 6		
		0000007 0000008	00000001 00000001	3578 V7 3579 V8	EQU 7 EQU 8		
		0000009	0000001	3580 V9	EQU 9		
		0000000A 0000000B	$00000001 \\ 00000001$	3581 V10 3582 V11	EQU 10 EQU 11		
		0000000B	00000001	3582 VII 3583 VI2	EQU 12		
		000000D	0000001	3584 V13	EQU 13		
		000000E 000000F	00000001 00000001	3585 V14 3586 V15	EQU 14 EQU 15		
		0000010	0000001	3587 V16	EQU 16		
		$\begin{array}{c} 00000011 \\ 00000012 \end{array}$	00000001 00000001	3588 V17 3589 V18	EQU 17 EQU 18		
		00000012	00000001	3590 V19	EQU 19		
		0000014	0000001	3591 V20	EQU 20		
		00000015	0000001	3592 V21	EQU 21		

MA ver.	0. 7. 0 zvector- e7	'- 08- VISTR						25 Feb	2025 14	: 05: 50	Page	78
LOC	OBJECT CODE	ADDR1	ADDR2	STM								
		0000016	00000001	3593 V22	EQU	22						
		00000017	00000001	3594 V23	EQU EQU	22 23 24						
		$00000018 \\ 00000019$	00000001 00000001	3595 V24 3596 V25	EQU EQU	24 25						
		000001A	0000001	3597 V26	EQU	25 26						
		0000001B 0000001C	00000001 00000001	3598 V27 3599 V28	EĞÜ EĞÜ EĞÜ EĞÜ EĞÜ	27 28 29 30						
		0000001C	00000001	3600 V29	EQU	29						
		0000001E	00000001	3601 V30	ŁŲU	30						
		000001F	0000001	3602 V31 3603	EQU	31						
				3604	END							

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
BEGI N	I	00000200	2	151	117	147	148	149									
SC C	Ū	00000200	ĩ	512	262	11,	140	140									
CFOUND	X	00000014	1	518	249	269											
CMASK	Ü	00000011 0000000A	1	513	219	200											
CCMSG	Ĭ	0000031C	ī	236	$\frac{231}{231}$												
CPRTEXP	Č	00001098	1	477	266												
CPRTGOT	č	00001000 000010A8	ī	480	273												
CPRTLI NE	Č	00001045	16	472	482	276											
CPRTLNG	Ü	00001033	10	482	275	210											
CPRTNAME	Č	00000033	8	475	259												
CPRTNUM	Č	00001082	3	473	257												
CPSW	F	00001003 0000000C	4	517	246	684	721	758	796	833	870	908	045	982	1023	1060	1097
CPSW	Г	UUUUUUUU	4	317									945				
					1134	1171	1208	1245	1282	1319	1356	1393	1430	1467	1504	1541	1578
					1616	1653	1690	1727	1764	1801	1838	1875	1912	1950	1987	2024	2061
					2098	2140	2177	2214	2251	2288	2325	2362	2399	2436	2473	2510	2547
					2584	2621	2660	2697	2734	2771	2808	2845	2882	2920	2957	2994	3031
TEL DO		00000	_		3072	3109	3146	3183	3220	3257	3295	3332	3369	3406	3446		
TLRO	F	00000554	4	415	161	162	163	164									
ECNUM	C	000010D6	16	492	254	256	263	265	270	272	292	294	301	303	308	310	
7TEST	4	00000000	88	506	210												
TTESTS	F	00004254	4	3461	203												
DIT	X	000010AA	18	487	255	264	271	293	302	309							
NDTEST	U	00000428	1	330	208												
:0J	I	00000538	4	405	196	333											
OJPSW	D	00000528	8	403	405												
AI LCONT	U	00000418	1	320													
AILED	F	00001000	4	445	280	322	331										
'AI LMSG	Ū	000003B0	1	290	226	022	001										
AILPSW	Ď	00000540	8	407	409												
AILTEST	Ĭ	00000550	4	409	334												
B0001	F	00000330	8	180	184	185	187										
MAGE	1	00000280	17296	0	104	105	107										
WHGL	Ü	0000000	17230	429	430	121	432										
\ 'C	U	00010000	1		430	431	432										
664 P	U		1	431	200												
B	U	00000007	1	510	300	207											
5	U	00000008	1	511	240	307											
B	Ū	00100000	1	432	405	0.40											
ISG	I	00000470	4	365	195	348											
ISGCMD	Č	000004BE	9	395	378	379	~~~										
ISGMSG	Ĉ	000004C7	95	396	372	393	370										
ISGMVC	I	000004B8	6	393	376												
I SGOK	I	00000486	2	374	371												
EGRET	I	000004A6	4	389	382	385											
I SGSAVE	F	000004AC	4	392	368	389											
EXTE7	U	000002D4	1	205	229	325											
PNAME	C	0000015	8	520	259	297											
AGE	Ū	00001000	1	430													
RT3	Č	000010C0	18	490	255	256	257	264	265	266	271	272	273	293	294	295	302
					303	304	309	310	311								
RTLINE	C	00001008	16	454	464	314											
PRTLNG	II	00001000 0000004D	1	464	313	J11											
PRTMB	Č	0000004B 00001044	2	459	304												
PRTM5	Č	00001044	ა ე	462	304 311												
PRTNAME	C	00001031	၁	457	297												
PRTNUM			0	457 455													
RINUM O	C U	00001018 00000000	3	455 3550	295 111	161	164	184	186	187	188	193	212	213	275	279	280
				3330		ini	In4	184	LAD	18/	IXX	43		/ 13	//3	//4	/ XII

ASMA Ver. 0.7.0	zvector	- e7- 08- VI STI	2									25 Feb	2025	14: 05:	50 Pa	ge	80
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES												
					313 321 757 795 1244 1281 1726 1763 2213 2250 2696 2733	2287	347 869 1355 1837 2324 2807	349 907 1392 1874 2361 2844	365 944 1429 1911 2398 2881	368 981 1466 1949 2435 2919	370 1022 1503 1986 2472 2956	372 1059 1540 2023 2509 2993	374 1096 1577 2060 2546 3030	389 1133 1615 2097 2583 3071	683 1170 1652 2139 2620 3108	720 1207 1689 2176 2659 3145	
R1	U	0000001	1	3551	3182 3219 194 219 314 331 752 753 865 866 978 979 1094 1128 1239 1240	3256 220 332 754 867 1017 1129 1241	3294 221 379 755 902 1018 1130 1242	3331 224 393 790 903 1019 1131 1276	3368 225 678 791 904 1020 1165 1277	3405 240 679 792 905 1054 1166 1278	3445 241 680 793 939 1055 1167 1279	246 681 827 940 1056 1168 1313	247 715 828 941 1057 1202 1314	248 716 829 942 1091 1203 1315	249 717 830 976 1092 1204 1316	276 718 864 977 1093 1205 1350	
					1351 1352 1463 1464 1575 1610 1721 1722 1833 1834 1946 1947 2058 2092 2208 2209 2320 2321	1498 1611 1723 1835 1981 2093	1387 1499 1612 1724 1869 1982 2094 2211 2356	1388 1500 1613 1758 1870 1983 2095 2245 2357	1389 1501 1647 1759 1871 1984 2134 2246 2358	1390 1535 1648 1760 1872 2018 2135 2247 2359	1424 1536 1649 1761 1906 2019 2136 2248 2393	1425 1537 1650 1795 1907 2020 2137 2282 2394	1426 1538 1684 1796 1908 2021 2171 2283 2395	1427 1572 1685 1797 1909 2055 2172 2284 2396	1461 1573 1686 1798 1944 2056 2173 2285 2430	1462 1574 1687 1832 1945 2057 2174 2319 2431	
					2432 2433 2544 2578 2691 2692 2803 2804 2916 2917 3028 3066 3177 3178 3290 3291	2467 2579 2693 2805 2951 3067 3179 3292	2468 2580 2694 2839 2952 3068 3180 3326	2337 2469 2581 2728 2840 2953 3069 3214 3327	2470 2615 2729 2841 2954 3103 3215 3328	2504 2616 2730 2842 2988 3104 3216 3329	2505 2617 2731 2876 2989 3105 3217 3363	2506 2618 2765 2877 2990 3106 3251 3364	2595 2507 2654 2766 2878 2991 3140 3252 3365	2541 2655 2767 2879 3025 3141 3253 3366	2542 2656 2768 2914 3026 3142 3254 3400	2543 2657 2802 2915 3027 3143 3289 3401	
R10 R11	U U	0000000A 0000000B	1	3560 3561	3402 3403 149 158 216 217 1099 1136 1580 1618 2063 2100 2549 2586 3033 3074	159 686 1173 1655 2142 2623	723 1210 1692 2179 2662 3148	760 1247 1729 2216 2699 3185	798 1284 1766 2253 2736 3222	835 1321 1803 2290 2773 3259	872 1358 1840 2327 2810 3297	910 1395 1877 2364 2847 3334	947 1432 1914 2401 2884 3371	984 1469 1952 2438 2922 3408	1025 1506 1989 2475 2959 3448	1062 1543 2026 2512 2996	
R12 R13 R14 R15	U U U U	000000C 000000D 000000E 000000F	1 1 1	3562 3563 3564 3565	203 206 277 315	228 342	324 352	353								200	
R2	U	0000002	1	3552	195 253 301 306 384 389 869 870 1097 1133 1355 1356 1578 1615 1837 1838 2061 2097 2324 2325 2547 2583 2807 2808	307 390 907 1134 1392 1616 1874 2098 2361 2584	261 308 683 908 1170 1393 1652 1875 2139 2362 2620 2845	262 347 684 944 1171 1429 1653 1911 2140 2398 2621 2881	263 348 720 945 1207 1430 1689 1912 2176 2399 2659 2882	268 349 721 981 1208 1466 1690 1949 2177 2435 2660 2919	269 366 757 982 1244 1467 1726 1950 2213 2436 2696 2920	270 368 758 1022 1245 1503 1727 1986 2214 2472 2697 2956	291 374 795 1023 1281 1504 1763 1987 2250 2473 2733 2957	292 375 796 1059 1282 1540 1764 2023 2251 2509 2734 2993	299 376 832 1060 1318 1541 1800 2024 2287 2510 2770 2994	300 378 833 1096 1319 1577 1801 2060 2288 2546 2771 3030	

ASMA Ver.	0. 7. 0	zvector	- e7- 08- VIST	R										25 Feb	2025	14: 05:	50 1	Page	81
SYMBO	L	ТҮРЕ	VALUE	LENGTH	DEFN	REFER	ENCES												
						3294	3295	3331	3332	3368	3369	3405	3406	3445	3446				
R3		U	0000003	1	3553	3234	3293	3331	3332	3300	3309	3403	3400	3443	3440				
R4		U	0000004	1	3554														
R5		U	00000005	1	3555	206	207	210	343	351	657	688	694	725	731	762	769		
						806 1064	837 1070	843 1101	874 1107	881 1138	912 1144	918 1175	949 1181	955 1212	986 1218	996 1249	1027 1255		
						1292	1323	1329	1360	1366	1397	1403	1434	1440	1471	1477	1508		
						1545	1551	1582	1589	1620	1626	1657	1663	1694	1700	1731	1737	7 1768	}
						1774	1805	1811	1842	1848	1879	1885	1916	1923	1954	1960	199		
						2028 2261	2034 2292	2065 2298	2071 2329	2102 2335	2113 2366	2144 2372	2150 2403	2181 2409	2187 2440	2218 2446	2224 247		
						2514	2520	2551	2557	2588	2594	2625	2633	2664	2670	2701	270		
						2744	2775	2781	2812	2818	2849	2855	2886	2893	2924	2930	296		
						2998	3004	3035	3045	3076	3082	3113	3119	3150	3156	3187	3193		
R6		U	0000006	1	3556	3230	3261	3268	3299	3305	3336	3342	3373	3379	3410	3419	3450	J	
R 7		Ŭ	0000007	î	3557														
R8		U	00000008	1	3558	147	151	152	153	155									
R9 RE1		U	00000009 0000119C	1	3559 687	148 668	155 669	156 670	158 672										
RE10		F	00001190	4	1026	1007	1008	1009	1011										
RE11		$ar{\mathbf{F}}$	0000182C	$ar{4}$	1063	1044	1045	1046	1048										
RE12		F	000018D4	4	1100	1081	1082	1083	1085										
RE13 RE14		r F	0000197C 00001A24	4	1137 1174	1118 1155	1119 1156	1120 1157	1122 1159										
RE15		F	00001ACC	4	1211	1192	1193	1194	1196										
RE16		F	00001B74	4	1248	1229	1230	1231	1233										
RE17		F	00001C1C	4	1285	1266	1267	1268	1270										
RE18 RE19		F	00001CC4 00001D6C	4	1322 1359	1303 1340	1304 1341	1305 1342	1307 1344										
RE2		F	00001244	4	724	705	706	707	709										
RE20		F	00001E14	4	1396	1377	1378	1379	1381										
RE21 RE22		F F	00001EBC 00001F64	4	1433 1470	1414 1451	1415 1452	1416 1453	1418 1455										
RE23		F	00001104 0000200C	4	1507	1488	1432	1490	1492										
RE24		F	000020B4	4	1544	1525	1526	1527	1529										
RE25		F	0000215C	4	1581	1562	1563	1564	1566										
RE26 RE27		F	00002204 000022AC	4	1619 1656	1600 1637	1601 1638	1602 1639	1604 1641										
RE28		F	00002240	4	1693	1674	1675	1676	1678										
RE29		F	000023FC	4	1730	1711	1712	1713	1715										
RE3 RE30		F	000012EC 000024A4	4	761 1767	742 1748	743 1749	744 1750	746 1752										
RE31		F	000024A4 0000254C	4	1804	1748 1785	1749 1786	1730 1787	1752 1789										
RE32		F	000025F4	4	1841	1822	1823	1824	1826										
RE33		F	0000269C	4	1878	1859	1860	1861	1863										
RE34 RE35		F F	00002744 000027EC	4	1915 1953	1896 1934	1897 1935	1898 1936	1900 1938										
RE36		F	000027EC 00002894	4	1990	1934	1933	1930	1936										
RE37		F	0000293C	4	2027	2008	2009	2010	2012										
RE38		F	000029E4	4	2064	2045	2046	2047	2049										
RE39 RE4		F T	00002A8C 00001394	4	2101 799	2082 780	2083 781	2084 782	2086 784										
RE40		F	00001334 00002B34	4	2143	2124	2125	2126	2128										
RE41		<u>F</u>	00002BDC	4	2180	2161	2162	2163	2165										
RE42		F	00002C84	4	2217	2198	2199	2200	2202										

ASMA Ver. 0.7.0	zvector	- e7- 08- VIST	R						25 Fe	b 202	5 14: 05: 50	Page	82
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES								
E43	F	00002D2C	4	2254	2235 2236	2237	2239						
RE44	F	00002DD4	$\bar{4}$	2291	2272 2273		2276						
RE45	F	00002E7C	4	2328	2309 2310		2313						
RE46	$ar{\mathbf{F}}$	00002F24	$\bar{4}$	2365	2346 2347		2350						
RE47	F	00002FCC	4	2402	2383 2384		2387						
RE48	F	00003074	4	2439	2420 2421		2424						
RE49	F	0000311C	4	2476	2457 2458		2461						
RE5	F	0000143C	4	836	817 818		821						
RE50	F	000031C4	4	2513	2494 2495	2496	2498						
RE51	F	0000326C	4	2550	2531 2532		2535						
RE52	\mathbf{F}	00003314	4	2587	2568 2569		2572						
RE53	F	000033BC	4	2624	2605 2606		2609						
RE54	F	00003464	4	2663	2644 2645		2648						
RE55	<u>F</u>	0000350C	4	2700	2681 2682		2685						
RE56	<u>F</u>	000035B4	4	2737	2718 2719		2722						
RE57	<u>F</u>	0000365C	4	2774	2755 2756		2759						
RE58	<u>F</u>	00003704	4	2811	2792 2793		2796						
RE59	F -	000037AC	4	2848	2829 2830		2833						
RE6	F	000014E4	4	873	854 855		858						
RE60	F	00003854	4	2885	2866 2867	2868	2870						
RE61	F	000038FC	4	2923	2904 2905		2908						
RE62	r F	000039A4	4	2960	2941 2942		2945						
RE63	r F	00003A4C	4	2997	2978 2979		2982						
RE64	r F	00003AF4	4	3034	3015 3016		3019						
RE65	r F	00003B9C	4	3075	3056 3057	3058	3060						
RE66	r F	00003C44	4	3112	3093 3094		3097						
RE67	r F	00003CEC	4	3149	3130 3131		3134						
RE68	r F	00003D94	4	3186	3167 3168		3171						
RE69 RE7	F	00003E3C 0000158C	4	3223 911	3204 3205 892 893		3208						
RE70	r F	0000138C 00003EE4	4	3260	3241 3242		896 3245						
RE70 RE71	r F	00003EE4 00003F8C	4	3298	3279 3280		3283						
RE72	r F	00003780	4	3335	3316 3317		3320						
RE72 RE73	F	00004034 000040DC	4	3372	3353 3354		3357						
RE73	F	00004000	4	3409	3390 3391		3394						
RE75	F	00004184 0000422C	4	3449	3430 3431		3434						
RE8	F	00001226	4	948	929 930		933						
RE9	F	00001034 000016DC	4	985	966 967		970						
REA1	Ā	00001020	4	672	000 007	000	070						
REA10	Ä	00001730	4	1011									
REA11	Ä	00001700 000017D8	4	1048									
REA12	A	00001720	4	1085									
REA13	Ä	00001928	4	1122									
REA14	Ā	000019D0	$\bar{4}$	1159									
REA15	Ā	00001A78	4	1196									
REA16	Ā	00001B20	$ar{4}$	1233									
REA17	A	00001BC8	4	1270									
REA18	A	00001C70	4	1307									
REA19	A	00001D18	4	1344									
REA2	A	000011F0	4	709									
REA20	A	00001DC0	4	1381									
REA21	A	00001E68	4	1418									
REA22	A	00001F10	4	1455									
REA23	A	00001FB8	4	1492									
REA24	A	00002060	4	1529									
REA25	Α	00002108	4	1566									

SYMB0L	TYPE	VALUE	LENGTH	DEEN	REFER	FNCFC											
SINDUL	HIFE	VALUE	LENGIN	DEFN	KEFEK	ENCES											
	A	000013B8	4	807	3468												
60	A	00003140	4	2484	3513												
51	A	000031E8	4	2521	3514												
52	A	00003290	4	2558	3515												
53	A	00003338	4	2595	3516												
54	A	000033E0	4	2634	3517												
5	A	00003488	4	2671	3518												
56	A	00003530	4	2708	3519												
57	A	000035D8	4	2745	3520												
8	A	00003680	4	2782	3521												
59	A	00003728	4	2819	3522												
3	A	00001460	4	844	3469												
30	A	000037D0	4	2856	3523												
31	A	00003878	4	2894	3524												
32	A	00003920	4	2931	3525												
33 24	A	000039C8	4	2968	3526 2527												
64 65	A.	00003A70 00003B18	4	3005 3046	3527 3528												
	A		_	3083													
66 67	A	00003BC0 00003C68	4	3120	3529 3530												
68	A	00003C08	4	3157	3531												
39	A	00003D10 00003DB8	4	3194	3531 3532												
7 7	A A	00003558	4	882	3470												
70	A	00001308 00003E60	4	3231	3533												
71	Ä	00003E00	4	3269	3534												
72	Ä	00003FB0	4	3306	3535												
73	A	00004058	4	3343	3536												
7 4	Ä	00004100	$\dot{4}$	3380	3537												
75	Ā	000041A8	$\overline{4}$	3420	3538												
8	Ä	000015B0	4	919	3471												
9	Ä	00001658	$\overline{4}$	956	3472												
ESTCC	Ī	00000318	4	231	221												
ESTI NG	F	00001004	4	446	213												
ESTREST	U	00000300	1	223	242	282											
NUM	Н	0000004	2	508	212	253	291										
SUB	A	00000000	4	507	216												
ΓABLE	F	00004254	4	3463													
)	U	00000000	1	3571													
1	U	0000001	1	3572													
10	U	000000A	1	3581													
1	U	000000B	1	3582													
12	U	000000C	1	3583													
13	U	000000D	1	3584													
14	U	000000E	1	3585													
15	Ũ	000000F	1	3586													
16	Ũ	00000010	1	3587													
7	U	00000011	1	3588													
18	U	00000012	1	3589													
19	U	00000013	1	3590													
ADDR	A	00000020	4	521	015	070	715	750	700	007	004	000	000	070	1017	1054	1001
FUDGE	X	000010F8	16	499	215	678	715	752	790	827	864	902	939	976	1017	1054	1091
					1128	1165	1202	1239	1276	1313	1350	1387	1424	1461	1498	1535	1572 2055
					1610	1647	1684	1721	1758	1795	1832	1869	1906	1944	1981	2018	2055
					2092 2578	2134 2615	2171 2654	2208 2691	2245 2728	2282 2765	2319 2802	2356 2839	2393 2876	2430 2914	2467 2951	2504 2988	2541 3025
					3066	3103	3140	3177	3214	3251	3289	3326	3363	3400	2931 3440	2000	3023

SMA Ver. 0.7.0	zvector	- e7- 08- VIST	R				25 Feb 2	025 14: 05: 50	Page	8
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES					
101	X	00001158	16	674	685					
1010	X	00001100	16	1013	1024					
1010	X	00001740 000017E8	16	1050	1061					
1012	X	00001120	16	1087	1098					
1013	X	00001938	16	1124	1135					
1014	X	000019E0	16	1161	1172					
1015	X X	00001A88	16	1198	1209					
1016	X	00001B30	16	1235	1246					
1017	X	00001BD8	16	1272	1283					
1018	X	00001C80	16	1309	1320					
1019	X	00001D28	16	1346	1357					
102	X	00001200	16	711	722					
1020	X	00001DD0	16	1383	1394					
1021	X	00001E78	16	1420	1431					
1022	X	00001F20	16	1457	1468					
1023	X	00001FC8	16	1494	1505					
1024	X	00002070	16	1531	1542					
1025	X X	00002118	16	1568	1579					
1026	X	000021C0	16	1606	1617					
1027	X	00002268	16	1643	1654					
1028	X	00002310	16	1680	1691					
1029	X	000023B8	16	1717	1728					
103	X	000012A8	16	748	759					
1030	X	00002460	16	1754	1765					
1031	X	00002508	16	1791	1802					
1032	X	000025B0	16	1828	1839					
1033	X	00002658	16	1865	1876					
1034	X	00002700	16	1902	1913					
1035	X	000027A8	16	1940	1951					
1036	X	00002850	16	1977	1988					
1037	X	000028F8	16	2014	2025					
1038	X	000029A0	16	2051	2062					
1039	X	00002A48	16	2088	2099					
104	X	00001350	16	786	797					
1040	X	00002AF0	16	2130	2141					
1041	X	00002B98	16	2167	2178					
1042	X	00002C40	16	2204	2215					
1043	X	00002CE8	16	2241	2252					
1044	X	00002D90	16	2278	2289					
1045	X	00002E38	16	2315	2326					
1046	X	00002EE0 00002F88	16	2352	2363					
71047 71048	X X	00002188	16 16	2389 2426	2400 2437					
1048	X	00003030 000030D8	16	2426	2474					
1049	X	000030D8 000013F8	16	823	834					
1050	X	000013F8	16	2500	2511					
1050	X	00003180	16	2537	2548					
1052	X	00003228 000032D0	16	2574	2585					
1052	X	00003200	16	2611	2622					
1054	X	00003378	16	2650	2661					
1055	X	00003420 000034C8	16	2687	2698					
1056	X	00003468	16	2724	2735					
1050	X	00003570	16	2761	2772					
1057	X	000036T8	16	2798	2809					
1059	X	00003768	16	2835	2846					
10.39			10	~~~	~~					

SMA Ver. 0.7.0	zvector	- e7- 08- VIST	R										25 Feb	2025	14: 05:	50 Pa	age	8
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES												
1060	X	00003810	16	2872	2883													
1061 1062	X X	000038B8 00003960	16 16	2910 2947	2921 2958													
1062	X	00003900 00003A08	16	2947 2984	2995													
1064	X	00003AB0	16	3021	3032													
1065	X	00003B58	16	3062	3073													
1066	X	00003C00	16	3099	3110													
1067 1068	X X	00003CA8 00003D50	16 16	3136 3173	3147 3184													
1069	X	00003D50 00003DF8	16	3210	3221													
107	X	00001548	16	898	909													
1070	X	00003EA0	16	3247	3258													
1071 1072	X	00003F48 00003FF0	16 16	3285 3322	3296 3333													
1072	X X	00003FF0	16	3359	3370													
1074	X	00004140	16	3396	3407													
1075	X	000041E8	16	3436	3447													
108	X	000015F0	16	935	946													
109 10UTPUT	X X	00001698 00000040	16 16	972 527	983 225													
2	Ü	00000010	1	3573	220													
20	U	0000014	1	3591														
21	U	0000015	1	3592	679	682	685	716	719	722	753	756	759	791	794	797	828	
					831 983 1	834 1018	865 1021	868 1024	871 1055	903 1058	906 1061	909 1092	940 1095	943 1098	946 1129	977 1132	980 113	
						1169	1172	1203	1206	1209	1240	1243	1246	1277	1280	1283	1314	
					1317 1	1320	1351	1354	1357	1388	1391	1394	1425	1428	1431	1462	146	5
						1499	1502	1505	1536	1539	1542	1573	1576	1579	1611	1614	161	
						1651	1654	1685	1688	1691	1722 1873	1725	1728	1759	1762	1765	179	
						1802 1982	1833 1985	1836 1988	1839 2019	1870 2022	2025	1876 2056	1907 2059	1910 2062	1913 2093	1945 2096	1948 2099	
						2138	2141	2172	2175	2178	2209	2212	2215	2246	2249	2252	228	
					2286 2	2289	2320	2323	2326	2357	2360	2363	2394	2397	2400	2431	2434	4
						2468	2471	2474	2505	2508	2511	2542	2545	2548	2579	2582	258	
						2619 2772	2622 2803	2655 2806	2658 2809	2661 2840	2692 2843	2695 2846	2698 2877	2729 2880	2732 2883	2735 2915	2760 2918	
						2952	2955	2958	2989	2992	2995	3026	3029	3032	3067	3070	307	
					3104	3107	3110	3141	3144	3147	3178	3181	3184	3215	3218	3221	325	
						3258	3290	3293	3296	3327	3330	3333	3364	3367	3370	3401	3404	4
22	U	0000016	1	3593	3407 3 215	3441 681	3444 682	3447 718	719	755	756	793	794	830	831	867	868	Q
~~	U	0000010	1	JJJJ	905	906	942	943	979	980	1020	1021	1057	1058	1094	1095	113	
					1132 1	1168	1169	1205	1206	1242	1243	1279	1280	1316	1317	1353	1354	4
						1391	1427	1428	1464	1465	1501	1502	1538	1539	1575	1576	1613	
						1650 1873	1651 1909	1687 1910	1688 1947	1724 1948	1725 1984	1761 1985	1762 2021	1798 2022	1799 2058	1835 2059	1830 2093	
						2137	2138	2174	2175	1948 2211	1984 2212	1985 2248	2021 2249	2022 2285	2038 2286	2322	232	
					2359 2	2360	2396	2397	2433	2434	2470	2471	2507	2508	2544	2545	258	
					2582 2	2618	2619	2657	2658	2694	2695	2731	2732	2768	2769	2805	280	6
						2843	2879	2880	2917	2918	2954	2955	2991	2992	3028	3029	3069	
						3106 3330	3107 3366	3143 3367	3144 3403	3180 3404	3181 3443	$\begin{array}{c} 3217 \\ 3444 \end{array}$	3218	3254	3255	3292	3293	3
23	U	0000017	1	3594	บบผบ เ	,JJU	5500	JJU 1	JTUJ	J7U4	JTTJ	JTTT						
24	Ŭ	0000018	1	3595														
25	U	00000019	1	3596														
26	U	000001A	1	3597														

/ACRO	Ver. 0.7.0 zvector-e7-08-VISTR D DEFN REFERENCES													20 Teb	2020	2025 14: 05: 50	Page	90
CHECK TABLE RR_A	63 611 546	170 3462 655 1290 1921 2555	692 1327 1958 2592	729 1364 1995 2631	767 1401 2032 2668	804 1438 2069 2705	841 1475 2111 2742	879 1512 2148 2779	916 1549 2185 2816	953 1587 2222 2853	994 1624 2259 2891	1031 1661 2296 2928	1068 1698 2333 2965	1105 1735 2370 3002	1142 1772 2407 3043	2444	1216 1846 2481 3117	1253 1883 2518 3154
		3191	3228	3266	3303	3340	3377	3417										

