

Arithmetic Circuits & Multipliers

- · Addition, subtraction
- Performance issues
 - -- ripple carry
 - -- carry bypass
 - -- carry skip
 - -- carry lookahead
- · Combinational multiplier
- · Two's complement multiplier
- · Smaller multipliers, faster multipliers

Smaller marriphers, ruster marriphers

6.111 Fall 2012 Lecture 8

Sign extension


Consider the 8-bit 2's complement representation of:

$$42 = 00101010$$
 $-5 = \sim 00000101 + 1$ $= 11111010 + 1$ $= 11111011$

What is their 16-bit 2's complement representation?

$$42 = 0000000000101010$$

Signed integers: 2's complement



8-bit 2's complement example:

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

If we use a two's complement representation for signed integers, the same binary addition mod 2^n procedure will work for adding positive and negative numbers (don't need separate subtraction rules). The same procedure will also handle unsigned numbers!

By moving the implicit location of "decimal" point, we can represent fractions too:

$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.625$$

6.111 Fall 2012 Lecture 8 2

Using Signed Arithmetic in Verilog

Use care with signed arithmetic!

wire signed [7:0] total;

wire [3:0] counter; // max value 15, counting widgets off the mfg line wire signed [5:0] available;


assign total = available + counter; // does this give the correct answer? NO! counter = 4' b1111 is treated as -1. Need to "append" a leading zero

assign total = available + {1' b0, counter}; // or use \$unsigned()
assign total = available + \$unsigned(counter);

6.111 Fall 2012 Lecture 8 3 6.111 Fall 2012 Lecture 8

Adder: a circuit that does addition


Here's an example of binary addition as one might do it by "hand":



If we build a circuit that implements one column:




we can quickly build a circuit to add two 4-bit numbers...



6.111 Fall 2012 Lecture 8

"Full Adder" building block





A	В	C	ន	CO	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

$$S = A \oplus B \oplus C$$

$$CO = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$$
$$= (\overline{A} + A)BC + (\overline{B} + B)AC + AB(\overline{C} + C)$$
$$= BC + AC + AB$$


6.111 Fall 2012

The "half adder"


A and B inputs

Subtraction: A-B = A + (-B)

Using 2's complement representation: -B = -B + 1



So let's build an arithmetic unit that does both addition and subtraction. Operation selected by *control input*:



Condition Codes

Besides the sum, one often wants four other bits of information from an arithmetic unit:

Z (zero): result is = 0

big NOR gate

N (negative): result is < 0

T₁T N⊕V

C (carry): indicates an add in the most significant position produced a carry, e.g., 1111 + 0001 from last FA

V (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., 0111 + 0111

$$V = A_{N-1}B_{N-1}\overline{S_{N-1}} + \overline{A_{N-1}}\overline{B_{N-1}}S_{N-1}$$

$$V = COUT_{N-1} \oplus CIN_{N-1}$$

Signed comparison:

To compare A and B.

perform A-B and use condition codes:

LE Z+(N⊕V) EO Z

 $NE \sim Z$

GE ~(N⊕V)

 $GT \sim (Z + (N \oplus V))$

Unsigned comparison:

LTU C LEU C+Z~C GEU GTU ~(C+Z)

6,111 Fall 2012 Lecture 8

Condition Codes in Verilog

Z (zero): result is = 0

N (negative): result is < 0

C (carry): indicates an add in the most significant position produced a carry, e.g., 1111 + 0001

V (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., 0111 + 0111

```
wire signed [31:0] a,b,s;
wire z,n,v,c;
assign {c,s} = a + b;
assign z = ~|s;
assign n = s[31];
assign v = a[31]^b[31]^s[31]^c;
```

 \sim

Might be better to use sum-ofproducts formula for V from previous slide if using LUT implementation (only 3 variables instead of 4).

 $C_{O} = AB + AC_{T} + BC_{T}$

6.111 Fall 2012 Lecture 8

Modular Arithmetic

The Verilog arithmetic operators (+,-,*) all produce full-precision results, e.g., adding two 8-bit numbers produces a 9-bit result.

In many designs one chooses a "word size" (many computers use 32 or 64 bits) and all arithmetic results are truncated to that number of bits, i.e., arithmetic is performed modulo 2^{word size}.

Using a fixed word size can lead to *overflow*, e.g., when the operation produces a result that's too large to fit in the word size. One can

- •Avoid overflow: choose a sufficiently large word size
- •<u>Detect</u> overflow: have the hardware remember if an operation produced an overflow trap or check status at end
- Embrace overflow: sometimes this is exactly what you want, e.g., when doing index arithmetic for circular buffers of size 2^N .
- •<u>"Correct"</u> overflow: replace result with most positive or most negative number as appropriate, aka saturating arithmetic. Good for digital signal processing.

6.111 Fall 2012 Lecture 8 10

Speed: tpD of Ripple-carry Adder

An-1 Bn-1 An-2 Bn-2 A2 B2 A1 B1 A0 B0

C FA CI CO FA CI C


Worst-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1)^* \underbrace{(t_{PD,OR} + t_{PD,AND})}_{CI \text{ to } CO} + \underbrace{t_{PD,XOR}}_{CI_{N-1} \text{ to } S_{N-1}} \approx \Theta(N)$$

 $t_{adder} = (N-1)t_{carry} + t_{sum}$


⊕(N) is read "order N": means that the latency of our adder grows at worst in proportion to the number of bits in the operands.

How about the t_{PD} of this circuit?



Is the t_{PD} of this circuit = 2 * $t_{PD,N-BIT RIPPLE}$?

Nope! tpD of this circuit = tpD.N-BIT RIPPLE + tpD.FA!!!




6.111 Fall 2012 Lecture 8 12

Alternate Adder Logic Formulation

How to Speed up the Critical (Carry) Path? (How to Build a Fast Adder?)

A	В	C_{i}	S	C_{o}	Carry status	
0	0	0	0	0	delete	
0	0	1	1	0	delete	
0	1	0	1	0	propagate	
0	1	1	0	1	propagate propagate	
1	0	0	1	0		
1	0	1	0	1	propagate	
1	1	0	0	1	generate	
1	1	1	1	1	generate	




Note: can also use P = A + B for C_0

15


Faster carry logic

Let's see if we can improve the speed by rewriting the equations for $\mathcal{C}_{\text{OUT}}\!\!:$




6.111 Fall 2012 Lecture 8 14

Virtex II Adder Implementation





Virtex II Carry Chain



6.111 Fall 2012 Lecture 8

Carry Bypass Adder






Key Idea: if $(P_0 P_1 P_2 P_3)$ then $C_{0,3} = C_{i,0}$

6.111 Fall 2012 Lecture 8

16-bit Carry Bypass Adder



What is the worst case propagation delay for the 16-bit adder?

Assume the following for delay each gate:


P, G from A, B: 1 delay unit

P, G, C_i to C_o or Sum for a C/S: 1 delay unit

2:1 mux delay: 1 delay unit

6.111 Fall 2012 Lecture 8 18

Critical Path Analysis



For the second stage, is the critical path:


$$BP2 = 0$$
 or $BP2 = 12$

Message: Timing analysis is very tricky -Must carefully consider data dependencies for <u>false paths</u>

Carry Bypass vs Ripple Carry

Ripple Carry: $t_{adder} = (N-1) t_{carry} + t_{sum}$

Carry Bypass: $t_{adder} = 2(M-1) t_{carry} + t_{sum} + (N/M-1) t_{bypass}$



Carry Lookahead Adder (CLA)

Recall that

 $C_{OUT} = G + P C_{TN}$

where G = A&B and $P = A^B$

• For adding two N-bit numbers:

$$C_{N} = G_{N-1} + P_{N-1}C_{N-1}$$

$$= G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}C_{N-2}$$


$$= G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}G_{N-3} + \dots + P_{N-1}\dots P_{0}C_{IN}$$

C_N in only 3 gate delays*:
 1 for P/G generation, 1 for ANDs, 1 for final OR
 *assuming gates with N inputs

• Idea: pre-compute all carry bits as $f(Gs,Ps,C_{IN})$


6.111 Fall 2012 Lecture 8 21

Carry Lookahead Circuits



6.111 Fall 2012 Lecture 8 22

The 74182 Carry Lookahead Unit



Lecture 8

high speed carry lookahead generator


6.111 Fall 2012

- used with 74181 to extend carry lookahead beyond 4 bits
- correctly handles the carry polarity of the 181
- $C_{n+x} = GO \cdot PO + GO \cdot C_n$ $= \overline{GO \cdot PO} \cdot \overline{GO \cdot C_n}$ $= (GO + PO) \cdot (GO + C_n) = GO + POC_n$ $\triangleright C_4 = G_{3:0} + P_{3:0}C_n$ $C_{n+y} = C_8 = G_{7:4} + P_{7:4}G_{3:0} + P_{7:4}P_{3:0}C_{1.0} = G_{7:0} + P_{7:0}C_n$ $C_{n+z} = C_{12} = G_{11:8} + P_{11:8}G_{7:4} + P_{11:8}P_{7:4}G_{3:0} + P_{11:8}P_{7:4}P_{3:0}C_n$ $= G_{11:0} + P_{11:0}C_n$

23


Block Generate and Propagate

G and P can be computed for groups of bits (instead of just for individual bits). This allows us to choose the maximum fan-in we want for our logic gates and then build a hierarchical carry chain using these equations:




"generate a carry from bits I thru K if it is generated in the high-order (J+1,K) part of the block or if it is generated in the low-order (I,J) part of the block and then propagated thru the high part"

24




6.111 Fall 2012 Lecture 8

8-bit CLA (P/G generation)




8-bit CLA (carry generation)



6.111 Fall 2012 Lecture 8 26

8-bit CLA (complete)



Unsigned Multiplication


Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products


(just an AND gate since $B_{\rm I}$ is either 0 or 1) Hard part: adding M N-bit partial products

6.111 Fall 2012 Lecture 8 27 6.111 Fall 2012 Lecture 9 28

Combinational Multiplier (unsigned)



Combinational Multiplier (signed!)



2's Complement Multiplication

(Baugh-Woolev)

Step 1: two's complement operands so high order bit is -2N-1. Must sign extend partial products and subtract the last one

				,	* ¥3		X1 Y1	Х0 У0
+	X3Y1	X3Y1 X3Y2	X3Y1 X3Y2	X3Y1 X2Y2	X3Y0 X2Y1 X1Y2 X0Y3	X1Y1		X0Y0
	Z7	Z6	z5	Z4	z3	Z2	z1	z0

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).

```
X3Y0 X3Y0 X3Y0 X3Y0 X3Y0 X2Y0 X1Y0 X0Y0
        X3Y1 X3Y1 X3Y1 X3Y1 X2Y1 X1Y1 X0Y1
      + X3Y2 X3Y2 X3Y2 X2Y2 X1Y2 X0Y2
        <del>X3Y3</del> <del>X3Y3</del> <del>X2Y3</del> <del>X1Y3</del> <del>X0Y3</del>
6.111 Fall 2012
                                                                Lecture 9
```

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

Step 4: finish computing the constants...

31

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

Baugh Wooley Formulation - The Math

no insight required

Assuming X and Y are 4-bit twos complement numbers:

$$X = -2^3x_3 + \sum_{i=0}^{2} x_i 2^i$$
 $Y = -2^3y_3 + \sum_{i=0}^{2} y_i^2 2^i$

The product of X and Y is:

$$XY = x_3 y_3 2^6 - \sum_{i=0}^{2} x_i y_3 2^{i+3} - \sum_{j=0}^{2} x_3 y_j 2^{j+3} + \sum_{i=0}^{2} \sum_{j=0}^{2} x_i y_j 2^{i+j}$$


For twos complement, the following is true: $-\Sigma x_1^{3i} = -2^4 + \Sigma x_1^{3i} + 1$

$$-\sum x_i \overset{2^i}{\underset{i=0}{2^i}} = -2^4 + \sum x_i \overset{2^i}{\underset{i=0}{2^i}} -+$$

The product then becomes:

$$\begin{split} \dot{X}Y &= x_3 y_3 2^6 + \sum_{i=0}^{2} x_i y_3 2^{i+3} + 2^3 - 2^6 + \sum_{j=0}^{2} x_3 y_j 2^{j+3} + 2^3 - 2^6 + \sum_{i=0}^{2} \sum_{j=0}^{2} x_i y_j 2^{i+j} \\ &= x_3 y_3 2^6 + \sum_{i=0}^{2} x_i y_3 2^{i+3} + \sum_{j=0}^{2} x_3 y_j 2^{j+3} + \sum_{i=0}^{2} \sum_{j=0}^{2} x_i y_j 2^{i+j} + 2^4 - 2^7 \\ &= -2^7 + x_3 y_3 2^6 + \overline{(x_2 y_3 + x_3 y_2)} 2^5 + \overline{(x_1 y_3 + x_3 y_1 + x_2 y_2 + 1)} 2^4 \\ &+ \overline{(x_0 y_3 + x_3 y_0 + x_1 y_2 + x_2 y_1)} 2^3 + (x_0 y_2 + x_1 y_1 + x_2 y_0) 2^2 + (x_0 y_1 + x_1 y_0) 2^4 \\ &+ (x_0 y_0) 2^0 \end{split}$$

2's Complement Multiplication



6.111 Fall 2012 Lecture 9 33

Multiplication in Verilog

You can use the "*" operator to multiply two numbers:

```
wire [9:0] a,b;
wire [19:0] result = a*b;  // unsigned multiplication!
```

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword signed to your wire or reg declaration:

```
wire signed [9:0] a,b;
wire signed [19:0] result = a*b; // signed multiplication!
```


Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

To make a signed constant: 10'sh37C


6.111 Fall 2012 Lecture 9 34

Multiplication on the FPGA

Hardware multiplier block: two 18-bit twos complement (signed) operands




In the XC2V6000: 6 columns of mults, 24 in each column = 144 mults



Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:



```
Init: P←0, load A and B


Repeat M times {
    P ← P + (B<sub>LSB</sub>==1 ? A : 0)
    shift P/B right one bit
}

Done: (N+M)-bit result in P/B
```

36

6.111 Fall 2012 Lecture 9 35 6.111 Fall 2012 Lecture 9


Bit-Serial Multiplication




```
Init: P = 0; Load A,B
Repeat M times {
 Repeat N times {
    shift A.P:
    Amsb = Alsb
    Pmsb = Plsb + Alsb*Blsb + C/0
  shift P,B: Pmsb = C, Bmsb = Plsb
(N+M)-bit result in P/B
```

6.111 Fall 2012 Lecture 9


Combinational Multiplier (unsigned)



Useful building block: Carry-Save Adder



Wallace Tree Multiplier



Multiplication by a constant

- If one of the operands is a constant, make it the multiplier (B in the earlier examples). For each "1" bit in the constant we get a partial product (PP) - may be noticeably fewer PPs than in the general case.
 - For example, in general multiplying two 4-bit operands generates four PPs (3 rows of full adders). If the multiplier is say, 12 (4'b1100), then there are only two PPs: 8*A+4*A (only 1 row of full adders).
 - But lots of "1"s means lots of PPs... can we improve on this?
- If we allow ourselves to subtract PPs as well as adding them (the hardware cost is virtually the same), we can re-encode arbitrarily long contiguous runs of "1" bits in the multiplier to produce just two PPs.

$$...011110... = ...100000... - ...000010... = ...0100010...$$

where $\overline{1}$ indicates subtracting a PP instead of adding it. Thus we've reencoded the multiplier using 1,0,-1 digits – aka *canonical signed digit* – greatly reducing the number of additions required.

6,111 Fall 2012 Lecture 9 41

Booth recoding


On-the-fly canonical signed digit encoding!

current bit pair from previous bit pair $B_K B_{K-1}$ action 0 add 0 0 0 add A 0 add A add 2*A 0 sub 2*A 0 sub A -2*A+A sub A add 0

A "1" in this bit means the previous stage needed to add 4*A. Since this stage is shifted by 2 bits with respect to the previous stage, adding 4*A in the previous stage is like adding A in this stage!

Booth Recoding: Higher-radix mult.

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would halve the number of columns and halve the latency of the multiplier!



Summary

- Performance of arithmetic blocks dictate the performance of a digital system
- Architectural and logic transformations can enable significant speed up (e.g., adder delay from $\mathcal{O}(N)$ to $\mathcal{O}(\log_2(N))$
- Similar concepts and formulation can be applied at the system level
- Timing analysis is tricky: watch out for false paths!
- Area-Delay trade-offs (serial vs. parallel implementations)

6.111 Fall 2012 Lecture 9 43