Microprocesseur RISC-V, horloge

Aghilas BOUSSAA, Marius CAPELLI, Olivier HENRY, Paul WANG

28 janvier 2025



- 1 ISA
- 2 ALU
- 3 RAM
- 4 Programme

ISA ●0000

- 1 ISA
- 2 ALU



Figure – Logo de RISC-V¹.

Formats

ISA 00•00

31 : 25	24 : 20	19 : 15	14 : 12	11 : 7	6:0	type
funct7	rs2	rs1	funct3	rd	opcode	R
imm[11 :	rs1	funct3	rd	opcode	I	
imm[11 : 5]	rs2	rs1	funct3	imm[4 : 0]	opcode	S
imm[12 10 : 5]	rs2	rs1	funct3	imm[4 : 1 11]	opcode	В
imm[31 : 12]				rd	opcode	U
imm[20 10 : 1 11 19 : 12]				rd	opcode	J

Exemples

ISA 000•0

31 : 25	24 : 20	19 : 15	14:12 11:7		6:0	type
0_00000	rs2	rs1		rd	011_011	ALU
imm[11 : 0]		rs1		rd	001_011	ALU-I
imm[11 : 5]	rs2	rs1	imm[4 : 0]		0100011	Store
imm[12 10 : 5]	rs2	rs1		imm[4 : 1 11]	1100011	Branch
imm[31 : 12]				rd	0110111	LUI
imm[20 10 : 1 11 19 : 12]				rd	1101111	JAL

Instructions supportées

ISA 0000•

Catégorie	Instructions
ALU	or, and, add, sub, sll, slt, sltu, xor, srl, sra
ALU-I	ori, andi, addi, slli, slti, sltiu, xori, srli, srai
Jump	jal, jalr
Branch	beq, bne, blt, bge, bltu, bgeu
Load/Store	lb, lh, lw, ld, lbu, lhu, lwu, sb, sh, sw, sd
Autre	lui, auipc
Horloge	gtck, gdt, sdt

- 1 ISA
- 2 ALU

Carry-lookahead adder

```
27 def propgen(aandb:list[Variable], aorb:list[Variable]) ->

    tuple[list[Variable], list[Variable]]:

     '''returns the list of propagates and generates for blocs of
28
     ⇔ aligned 2**k bits'''
    n = len(aorb)
   if n == 1:
30
    return aorb, aandb
31
    m = n//2
32
    pd, gd = propgen(aandb[m:n], aorb[m:n])
33
34
    pg, gg = propgen(aandb[0:m], aorb[0:m])
35
    p = pg + pd
    g = gg + gd
36
    p.append(pd[-1] & pg[-1])
37
38
    g.append(gd[-1] | (pd[-1] & gg[-1]))
39
    return p, g
```

Réutilisation des circuits

```
n = a.bus_size
98
     # ensures that b2 = b when add/xor/and/or and b2 = -b when
99
      ⇒ sub/slt/sltu
     isnotsub = funct32 | (~funct75 & ~funct31)
100
     b2 = Mux(isnotsub, ~b, b)
101
     aorb = a \mid b2
102
     aandb = a \& b2
103
     axorb = a ^ b2
104
     aplusb, overflow = add([axorb[i] for i in range(n)], [aorb[i]
105

    for i in range(n)], [aandb[i] for i in range(n)],

        ~isnotsub)

106
     L, sll_ret = sll(a, b)
     return multimux([funct30, funct31, funct32], [
107
108
       aplusb,
109
       sll ret.
       slt(a, b, aplusb),
110
       sltu(a, b, aplusb),
111
112
       axorb.
       sral(a, b, funct75),
113
114
       aorb,
```

Multiplicateur peu intelligent

```
4 def multiplier(L:list[Variable], b):
      res = []
5
      n = len(L)
      for i in range(n):
           res.append(Mux(b[i], Constant("0"*n), L[i]))
      for i in range(log2i(n)-1):
           res2 = []
10
           for j in range(0, n >> i, 2):
11
               and_tmp = res[j] \& res[j+1]
12
13
               or_tmp = res[j] | res[j+1]
               xor_tmp = res[j] ^ res[j+1]
14
               res2.append(add([xor_tmp[i] for i in range(n)],
15
                   [or_tmp[i] for i in range(n)], [and_tmp[i] for i
                  in range(n)], Constant("0"))[0])
           res = res2
16
17
      return res[0]
```

- 1 ISA
- 2 ALU
- 3 RAM

Organisation

Mots de 8, 16, 32 ou 64 bits, adressable à l'octet, circulaire.

RAM	000	100	010	110	001	101	011	111
00	\rightarrow	\downarrow						
10	\rightarrow	4						
01	\rightarrow	\rightarrow	\rightarrow	\rightarrow				4
11	\rightarrow	4						

Exemple : 110 01

Calcul des adresses

```
addrl.append(Mux(addr_remain0 | ar1_or_ar2, addr, addrplus))
38

→ # if addr_remain >= 100 then addrplus else addr

      addrl.append(Mux(ar1_or_ar2, addr, addrplus)) # if
39

→ addr_remain >= 010 then addrplus else addr

      addrl.append(Mux(addr_remain2 | (addr_remain0 &
40
       ⇔ addr_remain1), addr, addrplus)) # if addr_remain >= 110

    then addrplus else addr

      addrl.append(Mux(addr_remain2, addr, addrplus)) # if
41
       → addr_remain >= 001 then addrplus else addr
42
      addrl.append(Mux(addr_remain2 & (addr_remain1 |
          addr_remain(), addr, addrplus()) # if addr_remain >= 101

    then addrplus else addr

      addrl.append(Mux(ar1_and_ar2, addr, addrplus)) # if
43
           addr\_remain >= 011 then addrplus else addr
      addrl.append(Mux(ar1_and_ar2 & addr_remain0, addr, addrplus))
44

⇒ # if addr remain >= 111 then addrplus else addr

      addrl.append(addr)
45
```

Données à écrire

```
# Déterminer ce que l'on écrit
67
       RAM_write_datal = cycle(1, [RAM_write_data[i:i+8] for i in
68

    range(0, 64, 8)][::-1])

69
       # Déterminer où on écrit (c'est pareil que pour voir ce que
70

□ 1. 'on écrit.)

       wws0 = RAM_word_size[0]
71
       wws1 = RAM word size[1]
72
       we00 = RAM write enable
73
74
       we10 = RAM_write_enable & (wws0 | wws1)
       we01 = RAM write enable & wws1
75
76
       we11 = we01 \& wws0
       RAM_write_enablel = [we00, we11, we11, we11, we11, we01,
77

    we01. we10
```

Modules

```
vall = []
80
       for i in range(8):
81
           vall.append(RAM(
82
                addr_size,
83
                    # address size
                8.
84
                   # word size
                addrl[i],
85
                 \hookrightarrow # read_addr
86
                multimux(waddr_remain, cycle(i, RAM_write_enablel)),
                    # write enable
87
                waddrl[i],
                     # write address
88
                multimux(waddr_remain, cycle(i, RAM_write_datal))

→ # write_data

89
           ))
```

- 1 ISA
- 2 ALU
- 4 Programme

Horloge