


Lab Location: GETC C043 & 45.

→ Using Karnaugh Maps to minimize equations graphically.

Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically
- $PA + P\bar{A} = P$

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0



AB		00	01	11	10
0	C	$\bar{A}\bar{B}\bar{C}$	$\bar{A}B\bar{C}$	$A\bar{B}\bar{C}$	$A\bar{B}C$
1	0	$\bar{A}\bar{B}C$	$\bar{A}BC$	ABC	$A\bar{B}C$
1	1				



© Digital Design and Computer Architecture, 2nd Edition, 2012


4-Input K-Map

* circles may wrap around the edges

* each circle must span a power of 2

* same one's could be circled multiple times.

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



$$Y = \bar{A}C + \bar{B}D + A\bar{B}\bar{C} + \bar{A}BD$$

P final expression


$\bar{A}C$
it doesn't care about B & D.

K-Maps with Don't Cares

How many blocks: ~~16 → 8 → 4 → 2~~

in circles?

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X



$$\textcircled{1} C \textcircled{2} A \textcircled{3} \bar{B} \bar{D}$$

$$Y = A + C + \bar{B}\bar{D}$$

al Design and Computer Architecture, 2nd Edition, 2012



Digression:

Does $\bar{B}\bar{D}$ $\leq \bar{B}\bar{D}$?

$\bar{B}\bar{D}$	Y
0 0	0 1
0 1	0
1 0	0
1 1	0

$\bar{B} D$	Y
0 0	1
0 1	1
1 0	1
1 1	1

$$\neq$$

$$\Rightarrow \bar{B} \bar{D} \leq \bar{B} D$$

$$\bar{B} D = \bar{B} + \bar{D}$$

minim? but
this should be
right?

$$\begin{array}{c} \text{1. } \bar{B} + \bar{D} \\ \text{2. } \bar{B} \bar{D} \neq \bar{B} + \bar{D} \\ \text{3. } \begin{array}{|c|c|} \hline \bar{B} & \bar{D} \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array} \end{array}$$


Multiplexer

Selects one of the N inputs to connect to output


Multiplexer (Mux)

- Selects between one of N inputs to connect to output
- $\log_2 N$ -bit select input – control input
- Example:

2:1 Mux



S	D ₁	D ₀	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



© Digital Design and Computer Architecture, 2nd Edition, 2012




Multiplexer Implementations

• Logic gates

- Sum-of-products form


		00	01	11	10
S	D ₀	0	0	1	1
		1	0	1	0

$$Y = D_0 \bar{S} + D_1 S$$



• Tristates

- For an N -input mux, use N tristates
- Turn on exactly one to select the appropriate input




Logic using Multiplexers

Using the mux as a lookup table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$




© Digital Design and Computer Architecture, 2nd Edition, 2012



Logic using Multiplexers

Reducing the size of the mux



that's smart!


© Digital Design and Computer Architecture, 2nd Edition, 2012



Decoders

Decoders

- N inputs, 2^N outputs
- **One-hot** outputs: only **one output HIGH** at once




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0


© Digital Design and Computer Architecture, 2nd Edition, 2012



Decoder Implementation



A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




© Digital Design and Computer Architecture, 2nd Edition, 2012



Logic Using Decoders

OR the minterms

XNOR



HDL Introduction

↳ Hardware description language.

↳ HDL Design.

{ Simulation: verify functionality of HDL

Synthesis: transforms HDL code into a netlist
describing the hardware.

↳ Modules


{ Behavior: describe what a module does

Structural: describe how a module is built
from larger modules.

Behavioral Verilog Simulation

Verilog:

```
module example(input a, b, c,
               output y);
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b & c;
endmodule
```





Behavioral Verilog Synthesis

Verilog:

```
module example(input a, b, c,  
                output y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b & c;  
endmodule
```

Synthesis:



Simplified equation:

$$Y = \overline{B}\overline{C} + \overline{A}\overline{B}$$

it automatically
does optimization



Verilog Syntax

- Case sensitive
 - Example: `reset` and `Reset` are not the same signal.
- No names that start with numbers
 - Example: `2mux` is an invalid name.
- Whitespace ignored
- Comments:
 - `// single line comment`
 - `/* multiline comment */`

Copyright © 2007 Elsevier



Structural Modeling - Hierarchy

```
module and3(input a, b, c,
            output y);
    assign y = a & b & c;
endmodule

module inv(input a,
            output y);
    assign y = ~a;
endmodule

module nand3(input a, b, c
            output y);
    wire n1;                      // internal signal
    and3 andgate(a, b, c, n1);    // instance of and3
    inv inverter(n1, y);          // instance of inverter
endmodule
```

