





logic gates:




XOR




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND




NOR



XNOR

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

NOR3




A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

AND3





XOR3



Outputs 1 when
an odd # of inputs is 1.


Noise

- Anything that degrades the signal.




DC Transfer Characteristics

Ideal Buffer:



$$NM_H = NM_L = V_{DD}/2$$

Real Buffer:



$$NM_H, NM_L < V_{DD}/2$$



Transistors

- ↳ building blocks for logic gates.
- ↳ 3 ported voltage-controlled switch.



d & s connected (ON)
only when $g=1$.

- ↳ 2 types of transistors: nMOS & pMOS.

gate voltage


		$V=0$	$V=1$
		0	1
type	nMOS	0	1
	pMOS	1	0

pass good 0's: connect source to GND

pass good 1's: connect source to VDD

Using Transistors to build gates

① NOT Gate




A	Y
1	0

② NAND GATE




A	B	Y
0	0	1
1	0	1
0	1	1
1	1	0




③ AND2 GATE




A	B	Y
0	0	0
1	0	0
0	1	0
1	1	1



should be
NAND + NOT,
not NOT + NAND.




④ NOR3 Gate



* It is easier to
build inversion gates
with CMOS transistors.

Transmission Gates



controlled by complementary signals.
ensures that the nMOS & pMOS are on & off together.