






logic gates.




XOR




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND




NOR



XNOR


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

NOR3




A	B	C	Y
0	0	0	1
...	0
...	0

AND3





XOR3



(Outputs 1 when an odd # of inputs is 1.)

Noise

- Anything that degrades the signal.




$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{OL} - V_{IL}$$


DC Transfer Characteristics

Ideal Buffer:



$$NM_H = NM_L = V_{DD}/2$$

Real Buffer:




$$NM_H, NM_L < V_{DD}/2$$



Transistors

- ↳ building blocks for logic gates.
- ↳ 3 ported voltage-controlled switch.




↳ 2 types of transistors: nmos & pmos.

	$V=0$	$V=1$
nmos	0	1
pmos	1	0


pass good 0's: connect source to GND
pass good 1's: connect source to VDD

Using Transistors to build gates

① NOT Gate:




② NAND GATE




③ AND2 GATE

$= D$


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



should be
NAND+NOT,
not NOT+NAND




④ NOR3 Gate



★ It is easier to
build inversion gates
with CMOS transistors.

Transmission Gate



controlled by complementary signals.

ensures that the nMOS & pMOS are on & off together.