




# PicoBlaze™ 8-bit Microcontroller Reference Design for FPGAs and CPLDs

There are literally dozens of 8-bit microcontroller architectures and instruction sets. Modern FPGAs can efficiently implement practically any 8-bit microcontroller, and available FPGA soft cores support popular instruction sets such as the PIC, 8051, AVR, 6502, 8080, and Z80 microcontrollers. The Xilinx PicoBlaze microcontroller is specifically designed and optimized for the Virtex and Spartan series of FPGAs and CoolRunner-II CPLDs.

The PicoBlaze solution consumes considerably less resources than comparable 8-bit microcontroller architectures. It is provided as a free, source-level VHDL file with royalty-free re-use within Xilinx FPGAs. Because it is delivered as VHDL source, the PicoBlaze microcontroller is immune to product obsolescence as the microcontroller can be retargeted to future generations of Xilinx FPGAs, exploiting future cost reductions and feature enhancements.



## The Solution for Simple Processing

PicoBlaze is a compact, capable, and cost-effective fully embedded 8-bit RISC microcontroller core optimized for the Spartan™-3, Virtex™-II, Virtex-II Pro™ and Virtex-4 FPGAs and CoolRunner™-II CPLDs. The PicoBlaze solution delivers:

**Free PicoBlaze Macro** — The PicoBlaze microcontroller is delivered as synthesizable VHDL source code. As a result, the core is future-proof and can be migrated to future FPGA and CPLD architectures.

**Easy-to-Use Assembler** — The PicoBlaze assembler is provided as a simple DOS executable. The assembler will compile your program in less than 3 seconds and generate VHDL, Verilog and an M-file (for Xilinx System Generator) for defining the program within a block memory. Other development tools include a graphical integrated development environment (IDE), a graphical instruction set simulator (ISS) and VHDL source code and simulation models.

**Powerful Performance** — PicoBlaze delivers 44 to 100 million instructions per second (MIPS) depending on the target FPGA family and speed grade – many times faster than commercially available microcontroller devices.


**Minimal Logic Size** — PicoBlaze occupies 192 logic cells, which represents just 5% of a Spartan-3 XC3S200 device. Because the core only consumes a small fraction of the FPGA and CPLD resources, many engineers can use multiple PicoBlaze devices for tackling larger tasks or simply keeping tasks isolated and predictable.

**100% Embedded Capability** — The PicoBlaze microcontroller core is totally embedded within the target FPGA or CPLD and requires no external resources. Its basic functionality is easily extended and enhanced by connecting additional logic to the microcontroller's input and output ports.

## Key Feature Set\*

- 16 byte-wide general-purpose data registers
- 1K instructions of programmable on-chip program store, automatically loaded during FPGA configuration
- Byte-wide Arithmetic Logic Unit (ALU) with CARRY and ZERO indicator flags
- 64-byte internal scratchpad RAM
- 256 input and 256 output ports for easy expansion and enhancement
- Automatic 31-location CALL/RETURN stack
- Predictable performance, always two clock cycles per instruction, up to 200 MHz or 100 MIPS in a Virtex-4™ FPGA and 88 MHz or 44 MIPS in a Spartan-3 FPGA
- Fast interrupt response; worst-case 5 clock cycles
- Assembler, instruction-set simulator support

## PicoBlaze Block Diagram\*



## PicoBlaze Instruction Set\*

Program Control	Logical	Arithmetic
JUMP aaa	LOAD sX, kk	ADD sX, kk
JUMP Z, aaa	AND sX, kk	ADDCY sX, kk
JUMP NZ, aaa	OR sX, kk	SUB sX, kk
JUMP C, aaa	XOR sX, kk	SUBCY sX, kk
JUMP NC, aaa	TEST sX, kk	COMPARE sX, kk
	LOAD sX, sY	ADD sX, sY
	AND sX, sY	ADDCY sX, sY
CALL aaa	OR sX, sY	SUB sX, sY
CALL Z, aaa	XOR sX, sY	SUBCY sX, sY
CALL NZ, aaa	TEST sX, sY	COMPARE sX, sY
CALL C, aaa		
CALL NC, aaa		
	<b>Shift and Rotate</b>	<b>Storage</b>
RETURN	SR0 sX	FETCH sX, ss
RETURN Z	SR1 sX	FETCH sX, (sY)
RETURN NZ	SRX sX	STORE sX, ss
RETURN C	SRA sX	STORE sX, (sY)
RETURN NC	RR sX	
	SL0 sX	<b>Interrupt</b>
	SL1 sX	RETURNI ENABLE
	SLX sX	RETURNI DISABLE
	SLA sX	ENABLE INTERRUPT
	RL sX	DISABLE INTERRUPT
<b>Input/Output</b>		
INPUT sX, pp		
INPUT sX, (sY)		
OUTPUT sX, pp		
OUTPUT sX, (sY)		

All instructions execute in 2 clock cycles

## Take the Next Step

Visit [www.xilinx.com/picoblaze](http://www.xilinx.com/picoblaze) to download the free PicoBlaze microcontroller reference design, which includes the PicoBlaze VHDL source code, assembler, and related documentation.

\*Based on PicoBlaze for Spartan-3, Virtex-II/Pro and Virtex-4 (KCPSM3).

## PicoBlaze Performance and Features Comparison

Feature	PicoBlaze for Spartan-3, Virtex-II/Pro and Virtex-4	PicoBlaze for Virtex-E and Spartan-II/E	PicoBlaze for CoolRunner-II
Program Space	1024	256	256
Instruction Size	18-bit	16-bit	16-bit
Internal Program	Yes	Yes	Yes
8-Bit Registers	16	16	8
Stack Depth	31	15	4
Assembler	KCPSM3	KCPSM	ASM
Size	96 Spartan-3 slices	76 Spartan-II-E slices	212 macrocells in XC2C256
Performance	44 MIPS (Spartan-3) 76 MIPS (Virtex-II) 100 MIPS (Virtex-II Pro) 100 MIPS (Virtex-4 LX, SX) 102 MIPS (Virtex-4 FX)	37 MIPS (Spartan-II-E)	21 MIPS

### Corporate Headquarters

Xilinx, Inc.  
2100 Logic Drive  
San Jose, CA 95124  
Tel: (408) 559-7778  
Fax: (408) 559-7114  
Web: [www.xilinx.com](http://www.xilinx.com)

### European Headquarters

Xilinx, Ltd.  
Citywest Business Campus  
Saggart,  
Co. Dublin  
Ireland  
Tel: +353-1-464-0311  
Fax: +353-1-464-0324  
Web: [www.xilinx.com](http://www.xilinx.com)

### Japan

Xilinx, K.K.  
Shinjuku Square Tower 18F  
6-22-1 Nishi-Shinjuku  
Shinjuku-ku, Tokyo  
163-1118, Japan  
Tel: 81-3-5321-7711  
Fax: 81-3-5321-7765  
Web: [www.xilinx.co.jp](http://www.xilinx.co.jp)

### Asia Pacific

Xilinx, Asia Pacific  
Unit 1201, Tower 6, Gateway  
9 Canton Road  
Tsimshatsui, Kowloon,  
Hong Kong  
Tel: 852-2-424-5200  
Fax: 852-2-494-7159  
E-mail: [ask-asiapac@xilinx.com](mailto:ask-asiapac@xilinx.com)



The Programmable Logic Company<sup>SM</sup>

FORTUNE<sup>®</sup> 2004  
100 BEST COMPANIES TO WORK FOR

## Instruction Codes

Table D-1 provides the 18-bit instruction code for every PicoBlaze instruction.

Table D-1: PicoBlaze Instruction Codes

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD sX,kk	0	1	1	0	0	0	x	x	x	x	k	k	k	k	k	k	k	k
ADD sX,sY	0	1	1	0	0	1	x	x	x	x	y	y	y	y	0	0	0	0
ADDCY sX,kk	0	1	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
ADDCY sX,sY	0	1	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
AND sX,kk	0	0	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
AND sX,sY	0	0	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
CALL	1	1	0	0	0	0	0	0	a	a	a	a	a	a	a	a	a	a
CALL C	1	1	0	0	0	1	1	0	a	a	a	a	a	a	a	a	a	a
CALL NC	1	1	0	0	0	1	1	1	a	a	a	a	a	a	a	a	a	a
CALL NZ	1	1	0	0	0	1	0	1	a	a	a	a	a	a	a	a	a	a
CALL Z	1	1	0	0	0	1	0	0	a	a	a	a	a	a	a	a	a	a
COMPARE sX,kk	0	1	0	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
COMPARE sX,sY	0	1	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
DISABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ENABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
FETCH sX, ss	0	0	0	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
FETCH sX,(sY)	0	0	0	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX,(sY)	0	0	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX,pp	0	0	0	1	0	0	x	x	x	x	p	p	p	p	p	p	p	p
JUMP	1	1	0	1	0	0	0	0	a	a	a	a	a	a	a	a	a	a
JUMP C	1	1	0	1	0	1	1	0	a	a	a	a	a	a	a	a	a	a
JUMP NC	1	1	0	1	0	1	1	1	a	a	a	a	a	a	a	a	a	a
JUMP NZ	1	1	0	1	0	1	0	1	a	a	a	a	a	a	a	a	a	a

Table D-1: PicoBlaze Instruction Codes (Continued)

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JUMP Z	1	1	0	1	0	1	0	0	a	a	a	a	a	a	a	a	a	a
LOAD sX, kk	0	0	0	0	0	0	x	x	x	x	k	k	k	k	k	k	k	k
LOAD sX, sY	0	0	0	0	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OR sX, kk	0	0	1	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
OR sX, sY	0	0	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OUTPUT sX, (sY)	1	0	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OUTPUT sX, pp	1	0	1	1	0	0	x	x	x	x	p	p	p	p	p	p	p	p
RETURN	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURN C	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
RETURN NC	1	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
RETURN NZ	1	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0
RETURN Z	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI DISABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI ENABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
RL sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	1	0
RR sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	0	0
SL0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	0
SL1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	1
SLA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	0	0
SLX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	0	0
SR0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	0
SR1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	1
SRA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	0	0
SRX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	1	0
STORE sX, ss	1	0	1	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
STORE sX, (sY)	1	0	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
SUB sX, kk	0	1	1	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
SUB sX, sY	0	1	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
SUBCY sX, kk	0	1	1	1	1	0	x	x	x	x	k	k	k	k	k	k	k	k
SUBCY sX, sY	0	1	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
TEST sX, kk	0	1	0	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
TEST sX, sY	0	1	0	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0