
# Learn Multiplatform Assembly Programming



# with ChibiAkumas!





### **Cheatsheet Collection:**

6502, 6280, 6309, 6809, 65816, 68000, 8086, ARM, ARM THUMB, IBM 370, MIPS, PDP-11, PowerPC, RISC-V, Super-H, TMS-9900, Z80, GBZ80, eZ80

# Learn Multiplatform Assembly Programming with ChibiAkumas!

Ever wanted to make your own game for an old console, or learn about low level programming?

Enter the world of Assembly language, and learn new things about classic hardware!

"Learn Multiplatform Assembly Programming... with ChibiAkumas" is an introduction to retro programming. It gives the essential technical information you'll need in a 'down to earth' style that will be more accessible to the average computer user.

Volume 1 covers the Z80, 6502, 68000, 8086 and early ARM CPUs Volume 2 covers ARM Thumb, 65816, 6809, PDP-11 and Risc-V CPUs

Each book covers the terminology that relates to Assembly and classic hardware, an overview of the CPU and a list of the instruction set of that CPU, with clear simple descriptions.

For each CPU we'll look at some simple examples for an emulated computer or console to get you started, with details of how to compile and run them though an emulator on your Windows PC!



Get the book on Amazon now in Print or on Kindle. Find out more at: http://www.chibiakumas.com/book

Z80				
	Description Add registers and the corp. flag to the Acquiry later A	Example	Parameters	Flags affected
	Add register r and the carry flag to the Accumulator A.  Add 8 bit number # and the carry to A.	ADC B ADC 128	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL '#': 0-255 (\$00-\$FF)	S Z H V N C S Z H V N C
	Add 16 bit register rr and the carry to HL.	ADC HL,BC	'rr': BC DE HL SP	SZHVNC
	Add 16 bit register rr1 to 16 bit register rr2.	ADD HL,BC	'm1': HL IX IY 'm2': BC DE SP "HL IX IY"	H - N C
	Adds 8 bit register r to A. Adds 8 bit value # to A.	ADD B ADD B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL '#': 0-255 (\$00-\$FF)	S Z H V N C S Z H V N C
	Logical AND of bits in register r with Accumulator A.	AND B	": (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	SZHVNC
	Logical AND of bits in 8 bit value # with Accumulator A.	AND \$64	'#': 0-255 (\$00-\$FF)	SZHVNC
	Test bit b from 8 bit register r and set the Z flag to that bit.	BIT 7,B	'b': 0-7 (%76543210) 'r': (HL) (IX+#) (IY+#) A B C D E H L	s Z H v N -
	Call Subroutine at address addr	CALL \$1000	'addr': 0-65535 (\$0000-\$FFFF) 'addr': 0-65535 (\$0000-\$FFFF) 'c'c m nor p po pe z	
	Call Subroutine at address addr only IF condition c is true.  Complement the Carry Flag. C flag will inverted	CALL Z,\$1000 CCF	'c': c m nc nz p po pe z	
	Compare the Accumulator to register r.	CP B	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHVNC
	Compare the Accumulator to 8 bit immediate value #.	CP 32	'#':0-255 (\$00-\$FF)	SZHVNC
	Compare A to the byte at address HL and decrease HL and BC. Compare A to the byte at address HL and Decrease and Repeat	CPD CPDR		SZHVN- SZHVN-
	Compare A to the byte at address HL and increase HL but decrease BC (Bytecount).	CPI		SZHVN-
	Compare A to the byte at addr HL and inc HL dec BC (Bytecount) and Rep until match or BC=0.	CPIR		SZHVN-
	Invert all bits of A (this is known as 'One's Complement').	CPL DAA		H - N - S Z H V - C
	Decimal Adjust Accumulator (Binary Coded Decimal)  Decrease value in 8 bit register r by one.	DEC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	SZHV-C
	Decrease value in 16 bit register rr by one.	DEC HL	Valid registers for 'rr': BC DE HL IX IY SP	
	Disable Maskable Interrupts	DI	1-6-II- 400 to 1407	
	Decrease B and Jump if NonZero to address offset #.  Enable Maskable Interrupts.	DJNZ label El	'ofst': -128 to +127	
	Exchange HL with the top item of the stack	EX (SP),HL		
	Exchange the Accumulator and Flags with the shadow Accumulator and Flags.	EX AF,AF'		SZHVNC
	Exchange HL and DE Exchange the registers BC, DE and HL with the shadow registers	EX DE,HL EXX		
	Stop the CPU until an interrupt occurs.	HALT		
IM0	Enable Interrupt mode 0.	IM0		
	Enable Interrupt mode 1.	IM1		
	Enable Interrupt mode 2. Read in an 8 bit byte A from 8 bit port #.	IM2 IN A,(\$10)	'#': 0-255 (\$00-\$FF)	S Z H V N -
IN r,(C)	Read in an 8 bit byte into register r from port (C)	IN A,(C)	'r': A B C D E H L	SZHVN-
	Increase value in 8 bit register r by one.	INC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N -
	Increase value in 16 bit register r by one.  Read a byte IN from port (C) and save to address in HL, then Decrease HL and B.	INC HL IND	'rr': BC DE HL IX IY SP	s Z h v N -
	Read a byte IN from port (C) and save to address in HL, then Decrease HL and B.  Read a byte IN from port (C) and save to address in HL. then Decrease HL and B, rep until B=0.	INDR		s Z h v N -
INI	Read a byte IN from port (C) and save to address in HL, then increase HL and decrease B.	INI		s Z h v N -
	Read a byte IN from port (C) and save to the address in HL, inc HL and dec B, rep until B=0.  Jump to the address in register HL.	JP (HL)		s Z h v N -
	Jump to the 16 bit address addr.	JP \$4000	'addr': 0-65535 (\$0000-\$FFFF)	
	Jump to the 16 bit address addr only IF condition c is true in the flags register.	JP Z,\$4000	'addr': 0-65535 (\$0000-\$FFFF) 'c': c m nc nz p po pe z	
	Jump to the 8 bit offset #.	JR TestLabel	'#': -128 to +127	
	Jump to the 8 bit offset ofst IF condition c is true.  Load the 8 bit value in the Accumulator into the address in register rr.	JR Z,TestLabel LD (DE),A	'ofst': -128 to +127 'rr': BC DE HL IX+# IY SP	
• •	Load the 8 bit value in register r into the address in register rr.	LD (BL),A LD (HL),B	Y: ABCDEHL W: HLIX# IY#	
. ,,	Load the 8 bit value in the Accumulator into memory address addr.	LD (\$C000),A	'addr': 0-65535 (\$0000-\$FFFF)	
	Load the 16 bit value in register pair rr into memory address addr.	LD (\$C000),BC	'addr': 0-65535 (\$0000-\$FFFF) 'rr': BC DE HL IX IY SP	
	Load the 8 bit value from the address in register rr into the Accumulator.	LD A,(DE)	'rr': BC DE HL IX+# IY SP	
	Load the 8 bit value from memory address addr into the Accumulator.	LD A,(\$C000) LD B,32	'##': 0-65535 (\$0000-\$FFFF)  Y: AB C D EH LIXH IXL IYH IYL  **: 0-255 (\$00.\$FF)	
•	Load the 8 bit register r with value #.  Load the 8 bit value from the I register to the Accumulator.	LD B,32 LD A,I	#: 0-255 (\$00-\$FF)	SZHVN-
	Load the 8 bit value from the R register to the Accumulator.	LD A,R		SZHVN-
LD rr,(addr)	Load the 16 bit register pair rr from memory address addr.	LD BC,(\$C000)	'rr': BC DE HL IX IY SP 'addr': 0-65635 (\$0000-\$FFFF)	
	Load the 16 bit register pair rr with immediate value ####	LD BC,\$C000	'rr': BC DE HL IX IY SP 'addr': 0-65535 (\$0000-\$FFFF)	
	Load the 8 bit value from the Accumulator into the I register.  Load the R register with the 8 bit value in the Accumulator.	LD I,A LD R,A		
•	Load the 16 bit Stack Pointer register SP with the value in HL.	LD SP,HL		
LD r1,r2	Load the 8 bit register r1 from register r2.	LD H,B	'r1' and 'r2': A B C D E H L IXH IXL IYH IYL	
	Load the 8 bit register r from the address in register rr.	LD B,(HL)	Y: A B C D E H L Yr: HL IX+# IY+#	
	Load and Decrement. Copies bytes down from HL to DE with BC as a byte count.  Load, Decrement and Repeat. Copies bytes down from HL to DE with BC as a Byte count	LDD LDDR		H V N -
	Load and Increment. Copies bytes upwards from HL to DE with BC as a byte count	LDI		H V N -
	Load, Decrement and Repeat. Copies bytes upwards from HL to DE with BC as byte count	LDIR		H V N -
	Negate the 8 bit value in the accumulator (Two's Complement of the number).	NEG		SZHVNC
	No Operation. This command has no effect on any registers or memory.  Logical OR of bits in register r with Accumulator A.	NOP OR B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	SZHVNC
OR#	Logical OR of bits in 8 bit value # with Accumulator A.	OR \$64	'#': 0-255 (\$00-\$FF)	SZHVNC
	Out Decrement Repeat. Transfers B bytes from HL to port (C) moving downwards.	OTDR		s Z h v N -
	Out Increment Repeat. This command transfers B bytes from HL to port (C) moving upwards.  Output an 8 bit byte from A to 8 bit port #.	OTIR OUT (\$10),A	'#': 0-255 (\$00-\$FF)	s Z h v N -
OUT (C),r	On a system with 8 bit ports, this will output an 8 bit byte from register r to port (C).	OUT (C),r	'r': A B C D E H L	
	On a system with 8 bit ports, this will output an 8 bit byte zero to port (C).	OUT (C),0		
	Out and Decrement. This command transfers a byte from HL to port (C) moving downwards.  Out and Increment. This command transfers a byte from HL to port (C) moving upwards.	OUTD		s Z h v N - s Z h v N -
	Pop a pair of bytes off the stack into 16 bit register rr.	POP AF	'rr': AF BC DE HL IX IY	all if AF / none
PUSH rr	Push a pair of bytes from 16 bit register rr onto the top of the stack.	PUSH AF	'rr': AF BC DE HL IX IY	
	Reset bit b from 8 bit register r to 0.	RES 7,B	'b': 0-7 (%76543210) 'Y': (HL) (IX+#) (IY+#) A B C D E H L	
	Return from a subroutine.  Return from a subroutine only if condition c is true.	RET Z	'c': c m nc nz p po pe z	
	Return from an interrupt.	RETI	σ. σ.π πο πε ρ ρο ρο ε	
RETN	Return from a non maskable interrupt (NMI).	RETN		
	Rotate bits in register r Left with Carry.  Rotate bits in register r Left and Copy the top bit to the Carry.	RL B RLC B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C S Z H P N C
	Rotate bits in register r Left and Copy the top bit to the Carry.  Rotate Left for binary coded Decimal.	RLCB	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
RR r	Rotate bits in register r Right with carry.	RR B	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
	Rotate bits in register r Right and Copy the bottom bit to the Carry.	RLC B	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
	Rotate Right for binary coded Decimal.  ReSeT function. RST is a single byte call to \$00xx address.	RRD RST \$38		S Z H V N -
SBC r	Subtract register r and the carry flag from the Accumulator A.	SBC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	SZHVNC
SBC A,#	Subtract 8 bit number # and the carry from A.	SBC 128	'#': 0-255 (\$00-\$FF)	SZHVNC
	Subtract 16 bit register rr and the carry from HL.	SBC HL,BC	'rr': BC DE HL SP	S Z H V N C H - N C
	Set the carry flag to 1. Set bit b from 8 bit register r to 1.	SCF SET 7,B	'b': 0-7 (%76543210) 't': (HL) (IX+#) (IY+#) A B C D E H L	H - N C
	Set bit b from 8 bit register r to 1. Shift the bits register r Left for Arithmetic.	SET 7,B SLA A	'r: (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
SLL r	Shift the bits in register r Left Logically (for unsigned numbers).	SLL A	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
	Shift the bits in register r Right for Arithmetic. '	SRA A	'r': (HL) (IX+#) (IY+#) A B C D E H L	SZHPNC
SRLr	Shift the bits in register r Right Logically. Subtract 8 bit register r from A.	SRL A SUB B	'r': (HL) (IX+#) (IY+#) A B C D E H L 'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H P N C S Z H V N C
SUB r SUB #	Subtract 8 bit value # from A.	SUB 32	'#': 0-255 (\$00-\$FF)	SZHVNC
SUB r SUB # XOR r		SUB 32 XOR B XOR \$64	": 0-255 (\$00-\$FF)  'r: (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL  "#: 0-255 (\$00-\$FF)	S Z H V N S Z H V N

Condition	Meaning	Flag
Z	Zero	Z Set
NZ	Non Zero	Z Clear
С	Carry	C Set
NC	No Carry	C Clear
PO	Parity Odd	P/V Clear
PE	Parity Even	P/V Set
P	Positive Sign	S Clear
М	Minus Sign	S Set

Z80 - GBZ	280 Opcodes	B/T	Flage	Instruction	Opcodes	B/T	Flags	_Instruction	Opcodes	В/Т	Flage	Instruction	Opcodes	B/T	Flage	Instruction	Opcodes	в/т	Flage	_Instruction	Opcodes	B/T	Flags
ADC A,(IX+d) ADC A,(IX+d) ADC A,(IY+d)	8E DD 8E d FD 8E d	1/7 . 3/19 . 3/19 .	- Z V C - Z V C - Z V C	CALL addr CALL c,addr CALL m,addr	CD dr ad DC dr ad FC dr ad	3/17/20 3/117/10 12/20 3/117/10		LD (IY+d),A LD (IY+d),B LD (IY+d),C	FD 77 d FD 70 d FD 71 d	3/19 3/19 3/19		LD IXL,A LD IXL,B LD IXL,C	DD 6F DD 68 DD 69	2/8 2/8 2/8		RES 7,(HL) RES 7,(IX+d) RES 7,(IY+d)	CB BE DD CB d BE FD CB d BE	2/15 4/23 4/23		SET 4,(HL) SET 4,(IX+d) SET 4,(IY+d)	CB E6 DD CB d E6 FD CB d E6	2 / 15 4 / 23 4 / 23	- Iays
ADC A,A ADC A,B ADC A,C	8F 88 89	1/4 .	- Z V C - Z V C - Z V C	CALL nc,addr CALL nz,addr CALL p,addr	D4 dr ad C4 dr ad F4 dr ad	3/t17f10 12/20 3/t17f10 12/20 3/t17f10		LD (IY+d),D LD (IY+d),E LD (IY+d),H	FD 72 d FD 73 d FD 74 d	3 / 19 3 / 19 3 / 19		LD IXL,D LD IXL,E LD IXL,IXH	DD 6A DD 6B DD 6C	2/8 2/8 2/8		RES 7,A RES 7,B RES 7,C	CB BF CB B8 CB B9	2/8 2/8 2/8		SET 4,A SET 4,B SET 4,C	CB E7 CB E0 CB E1	2/8 2/8 2/8	
ADC A,D ADC A,E ADC A,H	8A 8B 8C	1/4 .	- Z V C - Z V C - Z V C	CALL po,addr CALL pe,addr CALL z,addr	E4 dr ad EC dr ad CC dr ad	3/117/10 12/20 3/117/10 12/20 3/117/10 12/20		LD (IY+d),L LD (IY+d),n LD A,(addr)	FD 75 d FD 36 d n 3A drad /F/A drad	3 / 19 4 / 19 3 / 16		LD IXL,IXL LD IXL,n LD IYL,A	DD 6D DD 2E n FD 6F	2/8 3/11 2/8		RES 7,D RES 7,E RES 7,H	CB BA CB BB CB BC	2/8 2/8 2/8		SET 4,D SET 4,E SET 4,H	CB E2 CB E3 CB E4	2/8 2/8 2/8	
ADC A,IXH ADC A,IYH ADC A.L	DD 8C FD 8C 8D	2/8 -	- z v c - z v c - z v c	CCF CP (HL) CP (IX+d)	3F BE DD BE d	1/4 1/7 3/19	X -= y < -= y <	LD A,(BC) LD A,(DE) LD A,(HL)	0A 1A 7E	1/78 1/78 1/78		LD IYL,B LD IYL,C LD IYL,D	FD 68 FD 69 FD 6A	2/8 2/8 2/8		RES 7,L RET RET C	CB BD C9 D8	2 / 8 1 / 10 12 1 / t11 f8 8/16		SET 4,L SET 5,(HL) SET 5,(IX+d)	CB E5 CB EE DD CB d EE	2/8 2/15 4/23	
ADC A,IXL ADC A,IYL	DD 8D FD 8D	2/8 . 2/8 .	- z v c - z v c	CP (IY+d) CP A	FD BE d BF	3/19 1/4 1/4	- = v < - = v <	LD A,(IX+d) LD A,(IY+d)	DD 7E d FD 7E d	3 / 19 3 / 19		LD IYL,E LD IYL,IYH	FD 6B FD 6C	2/8 2/8		RET M RET NC	F8 D0	1 / t11 f8 8/16 1 / t11 f8 8/16 1 / t11 f8 8/16		SET 5,(IY+d) SET 5,A	CB EF	4 / 23 2 / 8	
ADC A,n ADC HL,BC ADC HL,DE	CE n ED 4A ED 5A	2/15 . 2/15 .	- z v c - z v c	CP B CP C CP D	B8 B9 BA	1/4	- = v < - = v <	LD A,A LD A,B LD A,C	7F 78 79	1/4 1/4 1/4		LD IYL,IYL LD IYL,n LD R,A	FD 6D FD 2En ED 4F	2/8 3/11 2/9		RET NZ RET P RET PE	C0 F0 E8	1/111188/16		SET 5,B SET 5,C SET 5,D	CB E8 CB E9 CB EA	2/8 2/8 2/8	
ADC HL,HL ADC HL,SP ADD A,(HL)	ED 6A ED 7A 86	2/15 .	- Z V C - Z V C - Z V C	CP E CP H CP IXH	BB BC DD BC	1/4 1/4 2/8	- = v < - = v <	LD A,D LD A,E LD A,H	7A 7B 7C	1/4 1/4 1/4		LD SP,(addr) LD SP,hilo LD SP,HL	ED 7B dr ad 31 lo hi F9	4/20 3/10 1/6		RET PO RET Z RETI	E0 C8 ED 4D / D9	1/t11 f8 8/16 1/t11 f8 8/16 1/8		SET 5,E SET 5,H SET 5,L	CB EB CB EC CB ED	2/8 2/8 2/8	
ADD A,(IX+d) ADD A,(IY+d) ADD A,A	DD 86 d FD 86 d 87	3/19 .	- Z V C - Z V C	CP IYH CP L CP IXL	FD BC BD DD BD	2/8 1/4 2/8	- = v < - = v c	LD A,IXH LD A,IYH LD A,I	DD 7C FD 7C ED 57	2/8 2/8 2/9	 -zi-	LD SP,IX LD SP,IY LDD	DD F9 FD F9 ED A8	2/10 2/10 2/16	 BC -	RETN RL (HL) RL (IX+d)	ED 45 CB 16 DD CB d 16	2/14 2/15 4/23	- z p r7 - z p r7	SET 6,(HL) SET 6,(IX+d) SET 6,(IY+d)		2 / 15 4 / 23 4 / 23	
ADD A,B ADD A,C ADD A.D	80 81 82	1/4 .	- z v c - z v c - z v c	CP IYL CP n CPD	FD BD FE n ED A9	2/8 2/7 2/16	-= v < -= v < ? - BC -	LD A,L LD A,IXL LD A,IYL	7D DD 7D FD 7D	1/4 2/8 2/8		LDDR LDI A,(HL) LDI (HL).A	ED B8 2A 22	2/z16nz21 2/8 2/8		RL (IY+d) RL A RL B	FD CB d 16 CB 17 CB 10	4/23 2/8 2/8	- z p r7 - z p r7 - z p r7	SET 6,A SET 6,B SET 6.C	CB F7 CB F0 CB F1	2/8 2/8 2/8	
ADD A,E ADD A,H	83 84	1/4 .	- Z V C	CPDR CPI	ED B9 ED A1	2 / =16#21	? - BC - ? - BC -	LD A,n LD A, (\$FF00+n)	3E n F0 n	2/78 2/12		LDD A,(HL) LDD (HL),A	32 3A	2/8 2/8		RL C RL D	CB 11 CB 12	2/8 2/8	- z p r7 - z p r7	SET 6,D SET 6,E	CB F2 CB F3	2/8 2/8	
ADD A,IXH ADD A,IYH ADD A,L	DD 84 FD 84 85	2/8 .	- Z V C - Z V C	CPIR CPL DAA	ED B2 2F 27	2/=16#21 1/4 1/4	? - BC - -zpc	LD A,(\$FF00+C) LD A,R LD B,(HL)	F2 ED 5F 46	1/8 2/9 1/7	- z i -	LDI LDIR NEG	ED A0 ED B0 ED 44	2 / 16 2 / zi6 nz21 2 / 8	BC - -z A80 A0	RL E RL H RL L	CB 13 CB 14 CB 15	2/8 2/8 2/8	- z p r7 - z p r7 - z p r7	SET 6,H SET 6,L SET 7,(HL)	CB F4 CB F5 CB FE	2/8 2/8 2/15	
ADD A,IXL ADD A,IYL ADD A,n	DD 85 FD 85 C6 n	2/8 . 2/8 .	- Z V C - Z V C - Z V C	DEC (HL) DEC (IX+d) DEC (IY+d)	35 DD 35d FD 35d	1/11 3/23 3/23	- Z V - - Z V - - Z V -	LD B,(IX+d) LD B,(IY+d) LD B,A	DD 46 d FD 46 d 47	3/19 3/19 1/4		NOP OR (HL) OR (IX+d)	0 B6 DD B6 d	1/4 1/7 3/19	 - z P - - z p -	RLA RLC (HL) RLC (IX+d)	17 CB 06 DD CB d 06	1/4 2/15 4/23	r7 - z p r7 - z p r7	SET 7,(IX+d) SET 7,(IY+d) SET 7,A	DD CB d FE FD CB d FE CB FF	4/23 4/23 2/8	
ADD HL,BC ADD HL,DE	09 19 29	1/11	c	DEC A DEC B DEC BC	3D 5 0B	1/4 1/4 1/6	- Z V - - Z V -	LD B,B LD B,C LD B,D	40 41 42	1/4		OR (IY+d) OR A OR B	FD B6 d B7 B0	3/19 1/4 1/4	- z p - - z p -	RLC (IY+d) RLC A RLC B	FD CB d 06 CB 07 CB 00	4/23 2/8 2/8	- z p r7 - z p r7	SET 7,B SET 7,C	CB F8 CB F9 CB FA	2/8 2/8 2/8	
ADD HL,HL ADD HL,SP ADD IX,BC	39 DD 09	1/11	c	DEC C DEC D	0D 15	1/4	- z v - - z v -	LD B,E LD B,H	43 44	1/4		OR C OR D	B1 B2	1/4	- z p - - z p - - z p -	RLC C RLC D	CB 01 CB 02	2/8 2/8	- z p r7 - z p r7 - z p r7	SET 7,D SET 7,E SET 7,H	CB FB CB FC	2/8 2/8	
ADD IX,DE ADD IX,IX ADD IX,SP	DD 19 DD 29 DD 39	2/15 2/15	c c	DEC DE DEC H	1B 1D 25	1/6 1/4 1/4	BUG - z v - - z v -	LD B,IXH LD B,IYH LD B,L	DD 44 FD 44 45	2/8 2/8 1/4		OR E OR H OR IXH	B3 B4 DD B4	1/4	- z p - - z p - - z p -	RLC E RLC H RLC L	CB 03 CB 04 CB 05	2/8 2/8 2/8	- z p r7 - z p r7 - z p r7	SET 7,L SLA (HL) SLA (IX+d)	CB FD CB 26 DD CB d 26	4/23 .	- z p r7 - z p r7
ADD IY,BC ADD IY,DE ADD IY,IY	FD 09 FD 19 FD 29	2/15 2/15	c	DEC IXH DEC IYH DEC HL	DD 25 FD 25 2B	2/8 2/8 1/6	- Z V - - Z V - BUG	LD B,IXL LD B,IYL LD B,n	DD 45 FD 45 06 n	2/8 2/8 2/78		OR IYH OR L OR IXL	FD B4 B5 DD B5	2/8 1/4 2/8	- z p - - z p - - z p -	RLCA RLD RR (HL)	7 ED 6F CB 1E	1/4 2/18 2/15	r7 - z p - - z p r0	SLA (IY+d) SLA A SLA B	FD CB d 26 CB 27 CB 20	4/23 . 2/8 . 2/8 .	- z p r7 - z p r7 - z p r7
ADD IY,SP ADD SP,n AND (HL)	FD 39 E8 n A6	2/15 1/16	c	DEC IX DEC IY DEC L	DD 2B FD 2B 2D	2 / 10 12 2 / 10 12 1 / 4	 - z v -	LD BC,(addr) LD BC,hilo LD C,(HL)	ED 4B dr ad 01 lo hi 4E	4/20 3/1012 1/7		OR IYL OR n OTDR	FD B5 F6 n ED BB	2 / 8 2 / 7 2 / 216nz21	- z p - - z p - ? - ? -	RR (IX+d) RR (IY+d) RR A	DD CB d 1E FD CB d 1E CB 1F	4/23 4/23 2/8	- z p r0 - z p r0 - z p r0	SLA C SLA D SLA E	CB 21 CB 22 CB 23	2/8 . 2/8 .	- z p r7 - z p r7 - z p r7
AND (IX+d) AND (IY+d) AND A	DD A6 d FD A6 d A7	3/19 . 3/19 .	-zpc -zpc	DEC IXL DEC IYL DEC SP	DD 2D FD 2D 3B	2/8 2/8 1/6	- Z V -	LD C,(IX+d) LD C,(IY+d) LD C,A	DD 4E d DD 4E d 4F	3/19 3/19 1/4		OTIR OUT (C),A OUT (C),B	ED B3 ED 79 ED 41	2 / zl6nz21 2 / 12 16 2 / 12 16	?1?-	RR B RR C RR D	CB 18 CB 19 CB 1A	2/8 2/8 2/8	- z p r0 - z p r0 - z p r0	SLA H SLA L SLL (HL)	CB 24 CB 25 CB 36	2/8 . 2/8 .	- z p r7 - z p r7 - z p r7
AND B AND C AND D	A7 A0 A1 A2	1/4 - 1/4 -	-zpc -zpc	DIC SP DI DJNZ d	F3 10 d FB	1/4 2/t13f8 1/4		LD C,A LD C,B LD C,C LD C.D	48 49 4A	1/4		OUT (C),C OUT (C),D	ED 41 ED 49 ED 51 ED 59	2 / 12 16 2 / 12 16 2 / 12 16 2 / 12 16		RR E RR H RR L	CB 1A CB 1B CB 1C CB 1D	2/8 2/8 2/8 2/8	- z p r0 - z p r0	SLL (IX+d) SLL (IY+d) SLL A	DD CB d 36 FD CB d 36 CB 37	4/23 -	- z p r7 - z p r7
AND E AND H	A3 A4	1/4 -	-zpc -zpc	EX (SP),HL EX (SP),IX	E3 DD E3	1 / 19 2 / 23		LD C,E LD C,H	4B 4C	1/4		OUT (C),E OUT (C),H OUT (C),L	ED 61 ED 69	2 / 12 16 2 / 12 16 2 / 11 12		RRA RRC (HL)	1F CB 0E	1/4 2/15	- z p r0 r0 - z p r0	SLL B SLL C	CB 30 CB 31	2/8	- z p r7 - z p r7 - z p r7
AND IXH AND IYH AND L	DD A4 FD A4 A5	2/8 . 1/4 -	-zvc -zpc	EX (SP),IY EX AF,AF' EX DE,HL	FD E3 8 EB	2/23 1/4 1/4	s' z' p' c'	LD C,IXH LD C,IYH LD C,L	DD 4C FD 4C 4D	2/8 2/8 1/4		OUT (n),A OUTD OUTI	D3 n ED AB ED A3	2 / 16 25 2 / 16 25	?⇔B?- ?⇔B?-	RRC (IX+d) RRC (IY+d) RRC A	DD CB d 0E FD CB d 0E CB 0F	4/23 4/23 2/8	- z p r0 - z p r0 - z p r0	SLL D SLL E SLL H	CB 32 CB 33 CB 34	2/8 .	- z p r7 - z p r7 - z p r7
AND IXL AND IYL AND n	DD A5 FD A5 E6 n	2/8 .	- z v c - z v c - z p c	HALT IM 0	D9 76 ED 46	1/4 1/min 4 2/8	BUG	LD C,IXL LD C,IYL LD C,n	DD 4D FD 4D 0E n	2/8 2/8 2/78		POP AF POP BC POP DE	F1 C1 D1	1/10 1/10 1/10	Popped	RRC B RRC C RRC D	CB 08 CB 09 CB 0A	2/8 2/8 2/8	- z p r0 - z p r0 - z p r0	SLL L SRA (HL) SRA (IX+d)	CB 35 CB 2E DD CB d 2E	2 / 15 .	- z p r7 - z p r0 - z p r0
BIT 0,(HL) BIT 0,(IX+d) BIT 0,(IY+d)	CB 46 CB DD 46 d CB FD 46 d	4/20 ?	?⇔b?- ?⇔b?- ?⇔b?-	IM 1 IM 2 IN A.(C)	ED 56 ED 5E ED 78	2/8 2/8 2/1216	 -zp-	LD D,(HL) LD D,(IX+d) LD D,(IY+d)	56 DD 56 d FD 56 d	1/7 3/19 3/19		POP HL POP IX POP IY	E1 DD E1 FD E1	1/10 2/14 2/14		RRC E RRC H RRC L	CB 0B CB 0C CB 0D	2/8 2/8 2/8	- z p r0 - z p r0 - z p r0	SRA (IY+d) SRA A SRA B	CB 2F CB 28	2/8 .	- z p r0 - z p r0 - z p r0
BIT 0,A BIT 0,B BIT 0,C	CB 47 CB 40 CB 41	2/8 ?	? <> b ? - ? <> b ? - ? <> b ? -	IN A,(n) IN B,(C) IN C,(C)	DB n ED 40 ED 48	2/1112 2/1216 2/1216	-zp-	LD D,A LD D,B LD D,C	57 50 51	1/4 1/4 1/4		PUSH AF PUSH BC PUSH DE	F5 C5 D5	1/11 1/11 1/11		RRCA RRD RST 0	0F ED 67 C7	1/4 2/18 1/11 16	r0 - z p -	SRA C SRA D SRA E	CB 29 CB 2A CB 2B	2/8 . 2/8 .	- z p r0 - z p r0 - z p r0
BIT 0,D BIT 0,E BIT 0.H	CB 42 CB 43 CB 44	2/8 ?	? <> b ? - ? <> b ? - ? <> b ? -	IN C,(C) IN D,(C) IN E,(C) IN H.(C)	ED 50 ED 58 ED 60	2 / 12 16 2 / 12 16 2 / 12 16	- z p - - z p -	LD D,D LD D,E	52 53 54	1/4		PUSH HL PUSH IX PUSH IY	E5 DD E5 FD E5	1/11 2/15 2/15		RST 8 (1) RST 16 (2) RST 24 (3)	CF D7 DF	1 / 11 16 1 / 11 16 1 / 11 16		SRA H SRA L SRL (HL)	CB 2C CB 2D CB 3E	2/8 . 2/8 .	- z p r0 - z p r0
BIT 0,L BIT 1,(HL)	CB 45 CB 4E	2/8 ? 2/12 ?	?⇔b?- ?⇔b?-	IN L,(C) INC (HL)	ED 68 34	2/1216	- z p - - z p - - z v -	LD D,H LD D,IXH LD D,IYH	DD 54 FD 54	2/8 2/8		RES 0,(HL) RES 0,(IX+d)	CB 86 DD CB d 86	2 / 15 4 / 23		RST 32 (4) RST 40 (5)	E7 EF	1 / 11 16		SRL (IX+d) SRL (IY+d)	DD CB d 3E FD CB d 3E	4/23 . 4/23 .	- z p r0 - z p r0 - z p r0
BIT 1,(IX+d) BIT 1,(IY+d) BIT 1,A	CB DD 4E d CB FD 4E d CB 1F	4/20 ? 2/8 ?	?⇔b?- ?⇔b?- ?⇔b?-	INC (IX+d) INC (IY+d) INC A	DD 34 d FD 34 d 3C	3/2324 3/2324 1/4	- Z V - - Z V - - Z V -	LD D,L LD D,IXL LD D,IYL	55 DD 55 FD 55	1/4 2/8 2/8		RES 0,(IY+d) RES 0,A RES 0,B	CB 87 CB 80	4/23 2/8 2/8		RST 48 (6) RST 56 (7) SBC A,(HL)	F7 FF 9E	1/1116	 -zvb	SRL A SRL B SRL C	CB 3F CB 38 CB 39	2/8 . 2/8 .	- z p r0 - z p r0 - z p r0
BIT 1,B BIT 1,C BIT 1,D	CB 48 CB 49 CB 4A	2/8 ? 2/8 ?	?⇔b?- ?⇔b?-	INC B INC BC INC C	4 3 0C	1/4 1/68 1/4	- z v - BUG - z v -	LD D,n LD DE,(addr) LD DE,hilo	16 n ED 58 dr ad 11 lo hi	2 / 7 8 4 / 20 3 / 10 12		RES 0,C RES 0,D RES 0,E	CB 81 CB 82 CB 83	2/8 2/8 2/8		SBC A,(IX+d) SBC A,(IY+d) SBC A,A	DD 9Ed FD 9Ed 9F	3/19 3/19 1/4	- z v b - z v b - z v b	SRL D SRL E SRL H	CB 3A CB 3B CB 3C	2/8 . 2/8 .	- z p r0 - z p r0 - z p r0
BIT 1,E BIT 1,H BIT 1,L	CB 4B CB 4C CB 4D	2/8 ?	? <>b ? -	INC D INC DE INC E	14 13 1C	1/4 1/68 1/4	- Z V - BUG - Z V -	LD E,(HL) LD E,(IX+d) LD E,(IY+d)	5E DD 5E d FD 5E d	1/7 3/19 3/19		RES 0,H RES 0,L RES 1,(HL)	CB 81 CB 85 CB 8E	2/8 2/8 2/15		SBC A,B SBC A,C SBC A,D	98 99 9A	1/4 1/4 1/4	- z v b - z v b - z v b	SRL L STOP SUB (HL)	CB 3D 10 00 96	2/4	- z p r0 - z v b
BIT 2,(HL) BIT 2,(IY+d) BIT 2,(LY+d)	CB 56 CB FD 56 d CB DD 56 d	4/20 ?	?⇔b?- ?⇔b?- ?⇔b?-	INC H INC IXH INC IYH	24 DD 24 FD 24	1/4 2/8 2/8	- Z V - - Z V - - Z V -	LD E,A LD E,B LD E.C	5F 58 59	1/4 1/4 1/4		RES 1,(IX+d) RES 1,(IY+d) RES 1,A	DD CB d 8E FD CB d 8E CB 8F	4/23 4/23 2/8		SBC A,E SBC A,H SBC A,IXH	9B 9C DD 9C	1/4 1/4 2/8	- z v b - z v b - z v b	SUB (IX+d) SUB (IY+d) SUB A	DD 96 d FD 96 d 97	3 / 19 3 / 19	- z v b - z v b - z v b
BIT 2,A BIT 2,B BIT 2.C	CB 57 CB 50 CB 51	2/8 ? 2/8 ?	?⇔b?- ?⇔b?- ?⇔b?-	INC HL INC IX INC IY	23 DD 23 FD 23	1/68 2/10 2/10	BUG	LD E,D LD E,E LD E.H	5A 5B 5C	1/4		RES 1,B RES 1,C RES 1.D	CB 88 CB 89 CB 8A	2/8 2/8 2/8		SBC A,IYH SBC A,L SBC A,IXL	FD 9C 9D DD 9D	2/8 1/4 2/8	- z v b - z v b	SUB B SUB C SUB D	90 91	1/4	- z v b - z v b
BIT 2,D BIT 2,E	CB 52 CB 53	2/8 ? 2/8 ?	?⇔b?- ?⇔b?-	INC L INC IXL	2C DD 2C	1/4 2/8 2/8	- Z V -	LD E,IXH LD E,IYH	DD 5C FD 5C	2/8 2/8		RES 1,E RES 1,H	CB 8B CB 8C	2/8 2/8		SBC A,IYL SBC A,n	FD 9D DE n	2/8	- z v b - z v b - z v b	SUB E SUB H	92 93 94	1/4	- z v b - z v b - z v b
BIT 2,H BIT 2,L BIT 3,(HL)	CB 54 CB 55 CB 5E	2/8 ? 2/12 ?	? ⇔b ? -	INC IYL INC SP IND	FD 2C 33 ED AA	1 / 6 2 / 16 25	- Z V -  ? ⇔B?-	LD E,IXL LD E,IYL	5D DD 5D FD 5D	1/4 2/8 2/8		RES 1,L RES 2,(HL) RES 2,(IX+d)	CB 8D CB 96 DD CB d 96	2/8 2/15 4/23		SBC HL,BC SBC HL,DE SBC HL,HL	ED 42 ED 52 ED 62	2/15 2/15 2/15	- z v b - z v b - z v b	SUB IXH SUB IYH SUB L	DD AC FD AC 95	2/8 1/4	- z v b - z v b - z v b
BIT 3,(IX+d) BIT 3,(IY+d) BIT 3,A	CB DD 5E d CB FD 5E d CB 5F	4/20 ? 2/8 ?	?⇔b?- ?⇔b?- ?⇔b?-	INDR INI INIR	ED BA ED A2 ED B2	2 / z16 nz21 2 / 16 25 2 / z16 nz21	?-?- ?⇔B?- ?-?-	LD E,n LD H,(HL) LD H,(IX+d)	1E n 66 DD 66 d	2/78 1/7 3/19		RES 2,(IY+d) RES 2,A RES 2,B	CB 97 CB 90	4/23 2/8 2/8		SBC HL,SP SCF SET 0,(HL)	ED 72 37 CB C6	2/15 1/4 2/15	- z v b	SUB IXL SUB IYL SUB n	DD AD FD AD D6 n	2/8	- z v b - z v b - z v b
BIT 3,B BIT 3,C BIT 3,D	CB 58 CB 59 CB 5A	2/8 ? 2/8 ?	?⇔b?- ?⇔b?-	JP (HL) JP (IX) JP (IY)	E9 DD E9 FD E9	1/4 2/8 2/8		LD H,(IY+d) LD H,A LD H,B	FD 66 d 67 60	3/19 1/4 1/4		RES 2,C RES 2,D RES 2,E	CB 91 CB 92 CB 93	2/8 2/8 2/8		SET 0,(IX+d) SET 0,(IY+d) SET 0,A	DD CB d C6 FD CB d C6 CB C7	4/23 4/23 2/8		SWAP A SWAP B SWAP C	CB 37 CB 30 CB 31	2/8 2/8	- Z V Z - Z V Z - Z V Z
BIT 3,E BIT 3,H BIT 3,L	CB 5B CB 5C CB 5D	2/8 ?		JP addr JP c,addr JP m,addr	C3 dr ad DA dr ad FA dr ad	3 / 10 12 3 / 10 12 3 / 10 12		LD H,C LD H,D LD H,E	61 62 63	1/4 1/4 1/4		RES 2,H RES 2,L RES 3,(HL)	CB 94 CB 95 CB 9E	2/8 2/8 2/15		SET 0,B SET 0,C SET 0,D	CB C0 CB C1 CB C2	2/8 2/8 2/8		SWAP D SWAP E SWAP H	CB 32 CB 33 CB 34	2/8	- Z V Z - Z V Z - Z V Z
BIT 4,(HL) BIT 4,(IY+d) BIT 4,(LY+d)	CB 66 CB FD 66 d CB DD 66 d	2/12 ? 4/20 ?	?⇔b?- ?⇔b?- ?⇔b?-	JP nc,addr JP nz,addr JP p,addr	D2 dr ad C2 dr ad F2 dr ad	3 / 10 12 3 / 10 12 3 / 10 12		LD H,H LD H,L LD H,n	64 65 26 n	1/4 1/4 2/78		RES 3,(IX+d) RES 3,(IY+d) RES 3,A	DD CB d 9E FD CB d 9E CB 9F	4/23 4/23 2/8		SET 0,E SET 0,H SET 0,L	CB C3 CB C4 CB C5	2/8 2/8 2/8		SWAP L SWAP (HL) XOR (HL)	CB 35 CB 36 AE	2/8 2/16 1/7	- z v z - z v z - z p -
BIT 4,A BIT 4,B BIT 4,C	CB 67 CB 60 CB 61	2/8 ? 2/8 ?	?⇔b?- ?⇔b?- ?⇔b?-	JP po,addr JP pe,addr JP z,addr	E2 dr ad EA dr ad CA dr ad	3 / 10 12 3 / 10 12 3 / 10 12		LD IXH,A LD IXH,B LD IXH,C	DD 67 DD 60 DD 61	2/8 2/8 2/8		RES 3,B RES 3,C RES 3,D	CB 98 CB 99 CB 9A	2/8 2/8 2/8		SET 1,(HL) SET 1,(IX+d) SET 1,(IY+d)	CB CE DD CB d CE FD CB d CE	2/15 4/23 4/23		XOR (IX+d) XOR (IY+d) XOR A	DD AC d FD AC d AF	3 / 19	-zp- -zp- -zp-
BIT 4,D BIT 4,E	CB 62 CB 63	2/8 ?		JR c,d JR d	38 d 18 d	2 / t12f7 8/12 2 / 12 2 / t12f7 8/12		LD IXH,D LD IXH,E	DD 62 DD 63	2/8 2/8 2/8		RES 3,E RES 3,H	CB 9B CB 9C	2/8 2/8 2/8		SET 1,A SET 1,B	CB CF CB C8	2/8 2/8 2/8		XOR B XOR C	A8 A9	1/4	- z p - - z p -
BIT 4,H BIT 4,L BIT 5,(HL)	CB 64 CB 65 CB 6E	2/8 ? 2/12 ?	?⇔b?- ?⇔b?-	JR nc,d JR nz,d JR z,d	20 d	2 / t12f7 8/12 2 / t12f7 8/12		LD IXH,IXH LD IXH,IXL LD IXH,n	DD 64 DD 65 DD 26 n	2/8 3/11		RES 3,L RES 4,(HL) RES 4,(IX+d)	CB 9D CB A6 DD CB d A6	2 / 15 4 / 23		SET 1,C SET 1,D SET 1,E	CB C9 CB CA CB CB	2/8		XOR D XOR E XOR H	AA AB AC	1/4	- z p - - z p - - z p -
BIT 5,(IX+d) BIT 5,(IY+d) BIT 5,A	CB DD 6E d CB FD6E d CB 6F	4/20 ? 2/8 ?	?⇔b?- ?⇔b?-	LD (addr),A LD (addr),BC LD (addr),DE	ED 43 dr ad ED 53 dr ad	3 / 13 4 / 20 24 4 / 20 24		LD IYH,A LD IYH,B LD IYH,C	FD 67 FD 60 FD 61	2/8 2/8 2/8		RES 4,(IY+d) RES 4,A RES 4,B	CB A7 CB A0	4/23 2/8 2/8		SET 1,H SET 1,L SET 2,(HL)	CB CC CB CD CB D6	2/8 2/8 2/15		XOR IXH XOR IYH XOR L	DD AC FD AD AD	2/8 1/4	- z p - - z p - - z p -
BIT 5,B BIT 5,C BIT 5,D	CB 68 CB 69 CB 6A	2/8 ? 2/8 ?	?⇔b?- ?⇔b?- ?⇔b?-	LD (addr),HL LD (addr),HL LD (addr),IX	22 dr ad ED 63 dr ad DD 22 dr ad	3 / 16 24 4 / 20 24 4 / 20 24		LD IYH,D LD IYH,E LD IYH,IYH	FD 62 FD 63 FD 64	2/8 2/8 2/8		RES 4,C RES 4,D RES 4,E	CB A1 CB A2 CB A3	2/8 2/8 2/8		SET 2,(IX+d) SET 2,(IY+d) SET 2,A	DD CB d D6 FD CB d D6 CB D7	4/23 4/23 2/8		XOR IXL XOR IYL XOR n	DD AC FD AD EE n	2/8	- z p - - z p - - z p -
BIT 5,E BIT 5,H BIT 5,L	CB 6B CB 6C CB 6D	2/8 ?	? <>b ? -	LD (addr),IY LD (addr),SP LD (BC),A	FD 22 dr ad ED 73 dr ad / 08 dr ad 2	4/2024 4/20 1/7		LD IYH,IYL LD IYH,n LD HL,(addr)	FD 65 FD 26 n 2A dr ad	2/8 3/11 3/16		RES 4,H RES 4,L RES 5,(HL)	CB A4 CB A5 CB AE	2/8 2/8 2/15		SET 2,B SET 2,C SET 2.D	CB D0 CB D1 CB D2	2/8 2/8 2/8		Alternate instructions	with the same mean	ing:	
BIT 6,(HL) BIT 6,(IX+d)	CB 76 CB DD 76 d CB FD 76 d	2/12 ? 4/20 ?	?⇔b?- ?⇔b?-	LD (DE),A	12	1/7		LD HL,(addr) LD HL,hilo	ED 6B dr ad 21 lo hi	4 / 20 3 / 10 12 2 / 12		RES 5,(IX+d) RES 5,(IY+d)	DD CB d AE FD CB d AE	4/23 4/23 2/8		SET 2,E SET 2,H	CB D2 CB D3 CB D4 CB D5	2/8 2/8 2/8		LD A, (\$FF00+n) LDI (HL),A LDI A,(HL)	LDH A,(n) LD (HLI),A or LD (HL LD A,(HLI) or LD A,(H		
BIT 6,(IY+d) BIT 6,A BIT 6,B	CB 77 CB 70	2/8 ? 2/8 ?		LD (HL),A LD (HL),B LD (HL),C	77 70 71	1/7		LD HL,SP+n LD I,A LD IX,(addr)	F8 n ED 47 DD 2A dr ad	2/9 4/20		RES 5,A RES 5,B RES 5,C	CB AF CB A8 CB A9	2/8 2/8		SET 2,L SET 3,(HL) SET 3,(IX+d)	CB DE DD CB d DE	2/15 4/23		LDD (HL),A LDD A,(HL)	LD (HLD), A or LD (H LD A,(HL-) or LD A,(F	L-),A	
BIT 6,C BIT 6,D BIT 6,E	CB 71 CB 72 CB 73	2/8 ? 2/8 ?	? ⇔b ? -	LD (HL),D LD (HL),E LD (HL),H	72 73 74	1/7 1/7 1/7		LD IX,hilo LD IY,(addr) LD IY,hilo	DD 21 lo hi FD 2A dr ad FD 21 lo hi	4 / 14 4 / 20 4 / 14		RES 5,D RES 5,E RES 5,H	CB AA CB AB CB AC	2/8 2/8 2/8		SET 3,(IY+d) SET 3,A SET 3,B	CB DF CB D8	4/23 2/8 2/8		LD A.(C) LD (C),A LD HL,SP+n	LD A,(\$FF00+C) LD (\$FF00+C),A LDHL SP,n		
BIT 6,H BIT 6,L BIT 7,(HL)	CB 74 CB 75 CB 7E	2/8 ?	?⇔b?-	LD (HL),L LD (HL),n LD (\$FF00+C),A	75 36 n E2	1/7 2/10 2/8		LD L,(HL) LD L,(IX+d) LD L,(IY+d)	6E DD 6E d FD 6E d	1/7 3/19 3/19		RES 5,L RES 6,(HL) RES 6,(IX+d)	CB AD CB B6 DD CB d B6	2/8 2/15 4/23		SET 3,C SET 3,D SET 3,E	CB D9 CB DA CB DB	2/8 2/8 2/8			r / DEC rr wher will cause sprit		
BIT 7,(IX+d) BIT 7,(IY+d) BIT 7,A	CB DD 7E d CB FD 7E d CB 7F	4/20 ? 4/20 ?		LD (\$FF00+n), A LD (IX+d),A LD (IX+d),B	E0 n DD 77 d DD 70 d	2 / 12 3 / 19 3 / 19		LD L,A LD L,B LD L,C	6F 68 69	1/4 1/4 1/4		RES 6,(IY+d) RES 6,A RES 6,B	FD CB d B6 CB B7 CB B0	4/23 2/8 2/8		SET 3,H SET 3,L	CB DC CB DD	2/8 2/8			Γ with DI set wil ne command, se		
BIT 7,B BIT 7,C BIT 7,D	CB 78 CB 79 CB 7A	2/8 ?	?⇔b?- ?⇔b?-	LD (IX+d),C LD (IX+d),D LD (IX+d),E	DD 70 d DD 71 d DD 72 d DD 73 d	3/19 3/19 3/19		LD L,C LD L,D LD L,E LD L.H	6A 6B 6C	1/4		RES 6,D RES 6,D RES 6.E	CB B1 CB B2 CB B3	2/8 2/8 2/8		Black: GBZ80 8 Blue: Z80 only Red: GBZ80 on							
BIT 7,E BIT 7,H	CB 7B CB 7C	2/8 ? 2/8 ?	?⇔b?- ?⇔b?-	LD (IX+d),H LD (IX+d),L	DD 71 d DD 75 d	3 / 19 3 / 19		LD L,H LD L,L LD L,n	6C 6D 2E n	1/4		RES 6,E RES 6,H RES 6,L	CB B3 CB B4 CB B5	2/8		Purple: Cpc Tin							
BIT 7,L	CB 7D	2/8 ?	r ⇔b ? -	LD (IX+d),n	DD 36 d n	4 / 19										-							

eZ80	One-ol	D./	Flags	Instance	One-ed	P	Flags	Instruction	Operat	D.47	Flags	Instructi	One-si	R / <del>T</del>	Flage	Inetwestic	Openi	P./==	Flags	Instructi	Opposit	R / T	Flags
ADC A,(HL) ADC A,(IX+d)	Opcodes 8E DD 8E d	1/2 3/4		CALL z,addr	CC dr ad 3F	3/6+ 1/1		LD (IX+d),DE LD (IX+d),E	DD 1F d DD 73 d	3/5+ 3/4		Instruction LD IY,(HL) LD IY,(IX+d)	ED 31 DD 31 d	2/4+ - 3/5+ -	Flaga	RES 3,A RES 3,B	CB 9F CB 98	2/2		SET 1,D SET 1,E	CB CA CB CB	2/2 2/2	
ADC A,(IY+d) ADC A,A ADC A,B	FD 8E d 8F 88	3/4 1/1 1/4	s z h p n c s z h p n c	CP (HL) CP (IX+d) CP (IY+d)	BE DD BE d FD BE d	1/2 3/4 3/19	s z h p n c	LD (IX+d),H LD (IX+d),HL LD (IX+d),IX	DD 71 d DD 2F d DD 3F d	3/4 3/5+ 3/5+		LD IY,(IX+d) LD IY,hilo LD IYH,A	FD 31 d FD 21 lo hi FD 67	3/5+ - 4/4+ - 2/2 -		RES 3,C RES 3,D RES 3,E	CB 99 CB 9A CB 9B	2/2 2/2 2/2		SET 1,H SET 1,L SET 2,(HL)	CB CC CB CD CB D6	2/2 2/2 2/3	
ADC A,C ADC A,D ADC A,E	89 8A 8B	1/4 1/4 1/4	s z h p n c	CP A CP B CP C	BF B8 B9	1/4 1/4 1/4	szhpnc szhpnc szhpnc	LD (IX+d),IY LD (IX+d),L LD (IX+d),n	DD 3E d DD 75 d DD 36 d n	3/5+ 3/4 4/5		LD IYH,B LD IYH,C LD IYH,D	FD 60 FD 61 FD 62	2/2 - 2/2 - 2/2 -		RES 3,H RES 3,L RES 4,(HL)	CB 9C CB 9D CB A6	2/2 2/2 2/3		SET 2,(IX+d) SET 2,(IY+d) SET 2,A	DD CB d D6 FD CB d D6 CB D7	4/5 4/5 2/2	
ADC A,H ADC A,IXH ADC A,IXL	BC DD BC DD BD	1/4 2/2 2/2	szhpnc szhpnc	CP D CP E CP H	BA BB BC	1/4 1/4 1/4	szhpnc szhpnc szhpnc	LD (IY+d),A LD (IY+d),B LD (IY+d),BC	FD 77 d FD 70 d FD 0F d	3/4 3/4 3/5+		LD IYH,E LD IYH,IYH LD IYH,IYL	FD 63 FD 64 FD 65	2/2 - 2/2 - 2/2 -		RES 4,(IX+d) RES 4,(IY+d) RES 4,A	DD CB d A6 FD CB d A6 CB A7	4/5 4/5 2/2		SET 2,B SET 2,C SET 2.D	CB D0 CB D1 CB D2	2/2 2/2 2/2	
ADC A,IYH ADC A,IYL	FD 8C FD 8D	2/2	szhpnc	CP IXH CP IXL	DD BC DD BD	2/2	* * h p n c	LD (IY+d),C LD (IY+d),D	FD 71 d FD 72 d	3/4		LD IYH,n LD IYL,A	FD 26 n FD 6F	2/2 - 2/2 -		RES 4,B RES 4,C	CB A0 CB A1	2/2		SET 2,E SET 2,H	CB D3 CB D4	2/2	
ADC A,L ADC A,n ADC HL,BC	8D CE n ED 4A	1/4 2/2 2/2	szhpnc szhpnc szhpnc	CP IYH CP IYL CP L	FD BC FD BD BD	2/2 2/2 1/4	szhpnc szhpnc szhpnc	LD (IY+d),DE LD (IY+d),E LD (IY+d),H	FD 1F d FD 73 d FD 74 d	3/5+ 3/4 3/4		LD IYL,B LD IYL,C LD IYL,D	FD 68 FD 69 FD 6A	2/2 - 2/2 - 2/2 -		RES 4,D RES 4,E RES 4,H	CB A2 CB A3 CB A4	2/2 2/2 2/2		SET 2,L SET 3,(HL) SET 3,(IX+d)	CB D5 CB DE DD CB d DE	2/2 2/3 4/5	
ADC HL,DE ADC HL,HL	ED 5A ED 6A	2/2 2/2	szhpnc szhpnc	CP n CPD	FE n ED A9	2/22/3	szhpnc szhpn-	LD (IY+d),HL LD (IY+d),IX	FD 2F d FD 3F d	3/5+ 3/5+		LD IYL,E LD IYL,IYH	FD 6B FD 6C	2/2 - 2/2 -		RES 4,L RES 5,(HL)	CB A5 CB AE	2/2 2/3		SET 3,(IY+d) SET 3,A	FD CB d DE CB DF	4/5	
ADC HL,SP ADD A,(HL) ADD A,(IX+d)	ED 7A 86 DD 86 d	1/2 3/4	* z h p n c	CPDR CPI CPIR	ED B9 ED A1 ED B1	? 2/3 ?	s z h p n - s z h p n -	LD (IY+d),IY LD (IY+d),L LD (IY+d),n	FD 3E d FD 75 d FD 36 d n	3/5+ 3/4 4/5		LD IYL,IYL LD IYL,n LD L,(HL)	FD 6D FD 2E n 6E	2/2 - 2/2 - 1/2 -		RES 5,(IX+d) RES 5,(IY+d) RES 5,A	DD CB d AE FD CB d AE CB AF	4/5 4/5 2/2		SET 3,B SET 3,C SET 3,D	CB D8 CB D9 CB DA	2/2 2/2 2/2	
ADD A,(IY+d) ADD A,A ADD A,B	FD 86 d 87 80	3/4 1/1 1/1	szhpnc szhpnc szhpnc	CPL DAA DEC (HL)	2F 27 35	1/1 1/1 1/4	h-n- szhp-c szhpn-	LD A,(addr) LD A,(BC) LD A,(DE)	3A dr ad 0A 1A	3/4+ 1/2 1/2		LD L,(IX+d) LD L,(IY+d) LD L,A	DD 6E d FD 6E d 6F	3/4 - 3/4 - 1/1 -		RES 5,B RES 5,C RES 5,D	CB A8 CB A9 CB AA	2/2 2/2 2/2		SET 3,E SET 3,H SET 3,L	CB DB CB DC CB DD	2/2 2/2 2/2	
ADD A,C ADD A,D	81 82	1/1	szhpnc szhpnc	DEC (IX+d) DEC (IY+d)	DD 35 d FD 35 d	3/6 3/6	s z h p n -	LD A,(HL) LD A,(IX+d)	7E DD 7E d	1/2 3/4		LD L,B LD L,C	68 69	1/1 -		RES 5,E RES 5,H	CB AB CB AC	2/2		SET 4,(HL) SET 4,(IX+d)	CB E6 DD CB d E6	2/3 4/5	
ADD A,E ADD A,H ADD A.IXH	83 84 DD 84	1/1 1/1 2/2	szhpnc szhpnc szhpnc	DEC A DEC B DEC BC	3D 05 0B	1/1 1/4 1/1	8 z h p n -	LD A,(IY+d) LD A,A LD A.B	FD 7E d 7F 78	3/4 1/1 1/1		LD L,D LD L,E LD L.H	6A 6B 6C	1/1 - 1/1 - 1/1 -		RES 5,L RES 6,(HL) RES 6.(IX+d)	CB AD CB B6 DD CB d B6	2/2 2/3 4/5		SET 4,(IY+d) SET 4,A SET 4.B	CB E7 CB E0	4/5 2/2 2/2	
ADD A,IXL ADD A,IYH	DD 85 FD 84	2/2 2/2	szhpnc szhpnc szhpnc	DEC C DEC D	0D 15	1/4 1/4	8 x h p n -	LD A,C LD A,D	79 7A	1/1		LD L,L LD L,n	6D 2E n	1/1 - 2/2 -		RES 6,(IY+d) RES 6,A	FD CB d B6 CB B7	4/5 2/2		SET 4,C SET 4,D	CB E1 CB E2	2/2	
ADD A,IYL ADD A,L ADD A,n	FD 85 85 C6 n	2/2 1/1 2/2	szhpnc szhpnc	DEC DE DEC E DEC H	1B 1D 25	1/1 1/4 1/4	s z h p n -	LD A,E LD A,H LD A,I	7B 7C ED 57	1/1 1/1 2/2	* z h p n -	LD MB,A LD R,A LD SP,(addr)	ED 6D ED 4F ED 7B dr ad	2/2 - 2/2 - 4/5 -		RES 6,B RES 6,C RES 6,D	CB B0 CB B1 CB B2	2/2 2/2		SET 4,E SET 4,H SET 4,L	CB E3 CB E4 CB E5	2/2 2/2	
ADD HL,BC ADD HL,DE ADD HL,HL	09 19 29	1/1	h-nc	DEC IX DEC IXH	2B DD 2B DD 25	1/1	 	LD A,IXH LD A,IXL LD A,IYH	DD 7C DD 7D FD 7C	2/2 2/2 2/2		LD SP,hilo LD SP,HL LD SP,IX	31 lo hi F9 DD F9	3/3 1/1 - 2/2 -	3 / 3	RES 6,E RES 6,H RES 6,L	CB B3 CB B4 CB B5	2/2 2/2 2/2		SET 5,(HL) SET 5,(IX+d) SET 5,(IY+d)	CB EE DD CB d EE FD CB d EE	2/3 4/5	
ADD HL,RL ADD HL,SP ADD IX,BC	39 DD 09	1/1 2/2	h-nc	DEC IXL DEC IY	DD 2D FD 2B	2/2 2/2 2/2	8 x h p n -	LD A,IYL LD A,L	FD 7D 7D	2/2		LD SP,IX LD SP,IY LDD	FD F9 ED A8	2/2 - 2/5 -	 - h p n -	RES 7,(HL) RES 7,(IX+d)	CB BE DD CB d BE	2/3		SET 5,(IT+0) SET 5,A SET 5,B	CB EF CB E8	4/5 2/2 2/2	
ADD IX,DE ADD IX,IX ADD IX,SP	DD 19 DD 29 DD 39	2/2 2/2 2/2	h-nc	DEC IYH DEC IYL DEC L	FD 25 FD 2D 2D	2/2 2/2 1/4	s z h p n - s z h p n -	LD A,MB LD A,n LD A,R	ED 6E 3E n ED 5F	2/2 2/2 2/2	 	LDDR LDI LDIR	ED B8 ED A0 ED B0	2/5 -	- h p n - - h p n - - h p n -	RES 7,(IY+d) RES 7,A RES 7,B	CB BF CB B8	4/5 2/2 2/2		SET 5,C SET 5,D SET 5,E	CB E9 CB EA CB EB	2/2 2/2 2/2	
ADD IY,BC ADD IY,DE	FD 09 FD 19	2/2 2/2	h-nc	DEC SP DI	3B F3	1/1		LD B,(HL) LD B,(IX+d)	46 DD 46 d	1/2 3/4		LEA BC,IX+d LEA BC,IY+d	ED 02 d ED 03 d	3/3 - 3/3 -		RES 7,C RES 7,D	CB B9 CB BA	2/2		SET 5,H SET 5,L	CB EC CB ED	2/2	
ADD IY,IY ADD IY,SP AND (HL)	FD 29 FD 39 A6	2/2 2/2 1/2	h-nc	DJNZ d EI EX (SP),HL	10 d FB E3	2 / 2-4 1 / 1 1 / 5-7		LD B,(IY+d) LD B,A LD B.C	FD 46 d 47 41	3/4 1/1 1/1		LEA DE,IX+d LEA DE,IY+d LEA HL.IX+d	ED 12 d ED 13 d ED 22 d	3/3 - 3/3 - 3/3 -		RES 7,E RES 7,H RES 7.L	CB BB CB BC CB BD	2/2 2/2 2/2		SET 6,(HL) SET 6,(IX+d) SET 6,(IY+d)	CB F6 DD CB d F6 FD CB d F6	2/3 4/5 4/5	
AND (IX+d) AND (IY+d)	DD A6 d FD A6 d	2/3	** ** ** ** ** ** ** ** ** ** ** ** **	EX (SP),IX EX (SP),IY	DD E3 FD E3	2 / 6-8 2 / 6-8	 	LD B,D LD B,E	42 43	1/1		LEA HL,IY+d LEA IX,IX+d	ED 23 d ED 32 d	3/3		RET C	C9 D8	1/5+		SET 6,A SET 6,B	CB F7 CB F0	2/2	
AND A AND B AND C	A7 A0 A1	1/1 1/1 1/1	szhpnc	EX AF,AF' EX DE,HL EXX	08 EB D9	1/4 1/1 1/1		LD B,H LD B,IXH LD B,IXL	44 DD 44 DD 45	1/1 2/2 2/2		LEA IX,IY+d LEA IY,IX+d LEA IY,IY+d	ED 54 d ED 55 d ED 33 d	3/3 - 3/3 - 3/3 -		RET M RET NC RET NZ	F8 D0 C0	1/2+ 1/2+ 1/2+		SET 6,C SET 6,D SET 6,E	CB F1 CB F2 CB F3	2/2 2/2 2/2	
AND D AND E AND H	A2 A3 A4	1/1 1/1 1/1	szhpnc szhpnc szhpnc	HALT IM 0 IM 1	76 ED 46 ED 56	1/1 1/2 1/2		LD B,IYH LD B,IYL LD B,L	FD 44 FD 45 45	2/2 2/2 1/1		MLT BC MLT DE MLT HL	ED 4C ED 5C ED 6C	2/6 - 2/6 - 2/6 -		RET P RET PE RET PO	F0 E8 E0	1/2+ 1/2+ 1/2+		SET 6,H SET 6,L SET 7,(HL)	CB F4 CB F5 CB FE	2/2 2/2 2/3	
AND IXH AND IXL	DD A4 DD A5	2/2 2/2	szhpnc szhpnc	IM 2 IN A,(BC)	ED 5E ED 78	1/22/3	8 z h p n -	LD B,n LD BC,(addr)	06 n ED 4B dr ad	2/2 4/6		MLT SP NEG	ED 7C ED 44	2/6 2/2	zhpnc	RET Z RETI	C8 ED 4D	1 / 2+ 2 / 6+		SET 7,(IX+d) SET 7,(IY+d)	DD CB d FE FD CB d FE	4/5 4/5	
AND IYH AND IYL AND L	FD A4 FD A5 A5	2/2 2/2 1/1	szhpnc szhpnc	IN A,(n) IN B,(BC) IN C,(BC)	DB n ED 40 ED 48	2/3 2/3 2/3	s z h p n -	LD BC,(IX+d) LD BC,(IY+d)	ED 07 DD 07 d FD 07 d	2/4+ 3/5+ 3/5+		NOP OR (HL) OR (IX+d)	00 B6 DD B6 d	1/1 - 1/2 <sup>3</sup> 3/4 -	zhpnc	RETN RL (HL) RL (IX+d)	ED 45 CB 16 DD CB d 16	2/6+ 2/5 4/7	* z h p n c	SET 7,A SET 7,B SET 7,C	CB FF CB F8 CB F9	2/2 2/2 2/2	
AND n BIT 0,(HL)	E6 n CB 46	2/2	szhpnc szhpn- szhpn-	IN D,(BC) IN E,(BC)	ED 50 ED 58	2/3 2/3	s z h p n - s z h p n - s z h p n -	LD BC,hilo LD C,(HL)	01 lo hi 4E	3/3 1/2		OR (IY+d) OR A	FD B6 d B7	3/4 1/1		RL (IY+d) RL A	FD CB d 16 CB 17	4/7 2/2	szhpnc szhpnc szhpnc	SET 7,D SET 7,E	CB FA CB FB	2/2	
BIT 0,(IX+d) BIT 0,(IY+d) BIT 0,A	CB DD 46 d CB FD 46 d CB 47	4/5 4/5 2/2	szhpn-	IN H,(BC) IN L,(BC) INO A,(n)	ED 60 ED 68 ED 38	2/3 2/3 2/4	* * h p n -	LD C,(IX+d) LD C,(IY+d) LD C,A	DD 4E d DD 4E d 4F	3/4 3/4 1/1		OR B OR C OR D	B0 B1 B2	1/1 *	zhpnc	RL B RL C RL D	CB 10 CB 11 CB 12	2/2 2/2	szhpnc	SET 7,H SET 7,L SLA (HL)	CB FC CB FD CB 26	2/2 2/2 2/5	* * h p n c
BIT 0,B BIT 0,C BIT 0,D	CB 40 CB 41 CB 42	2/2 2/2 2/2	* * h p n - * * h p n -	IN0 B,(n) IN0 C,(n) IN0 D,(n)	ED 00 ED 08 ED 10	2/4 2/4 2/4	8 z h p n - 8 z h p n - 8 z h p n -	LD C,B LD C,D LD C.E	48 4A 4B	1/1		OR E OR H OR IXH	B3 B4 DD B4	1/1 *	zhpnc zhpnc zhpnc	RLE RLH RLL	CB 13 CB 14 CB 15	2/2 2/2 2/2	szhpnc szhpnc szhpnc	SLA (IX+d) SLA (IY+d) SLA A	DD CB d 26 FD CB d 26 CB 27	4/7 4/7 2/2	szhpnc szhpnc szhpnc
BIT 0,E BIT 0,H	CB 43 CB 44	2/2 2/2	s z h p n -	IN0 E,(n) IN0 H,(n)	ED 18 ED 20	2/4 2/4	a z h p n - a z h p n -	LD C,H LD C,IXH	4C DD 4C	1/1		OR IXL OR IYH	DD B5 FD B4	2/2 * 2/2 *	zhpnc zhpnc	RLA RLC (HL)	17 CB 06	1/1 2/5	h-nc	SLA B SLA C	CB 20 CB 21	2/2	s z h p n c
BIT 0,L BIT 1,(HL) BIT 1,(IX+d)	CB 45 CB 4E CB DD 4E d	2/2 2/3 4/5	szhpn- szhpn-	INO L,(n) INC (HL) INC (IX+d)	ED 28 34 DD 34 d	2/4 1/4 3/6	8 z h p n - 8 z h p n -	LD C,IXL LD C,IYH LD C.IYL	DD 4D FD 4C FD 4D	2/2 2/2 2/2		OR IYL OR L OR n	FD B5 B5 F6 n	1/1 *	zhpnc zhpnc zhpnc	RLC (IX+d) RLC (IY+d) RLC A	DD CB d 06 FD CB d 06 CB 07	4/7 4/7 2/2	szhpnc szhpnc	SLA D SLA E SLA H	CB 22 CB 23 CB 24	2/2	szhpnc szhpnc szhpnc
BIT 1,(IY+d) BIT 1,A	CB FD 4E d CB 1F	4/5	* * h p n -	INC (IY+d)	FD 34 d 3C	3/6	s z h p n -	LD C,L LD C,n	4D 0E n	1/1		OTD2R OTDM	ED BC ED 8B	2/? -	z n - z n -	RLC B RLC C	CB 00 CB 01	2/2	* = h p n c	SLA L SLP	CB 25 ED 76	2/2	8 x h p n c
BIT 1,B BIT 1,C BIT 1.D	CB 48 CB 49	2/2 2/2 2/2	* z h p n - * z h p n -	INC B INC BC INC C	04 03 0C	1/1	8 z h p n -  8 z h p n -	LD D,(HL) LD D,(IX+d) LD D.(IY+d)	56 DD 56 d FD 56 d	1/2 3/4 3/4		OTDMR OTDR OTDRX	ED 9B ED BB ED CB	2/? -	z n - z n -	RLC D RLC E RLC H	CB 02 CB 03 CB 04	2/2 2/2 2/2	szhpnc szhpnc szhpnc	SRA (HL) SRA (IX+d) SRA (IY+d)	CB 2E DD CB d 2E FD CB d 2E	2/5	szhpnc
BIT 1,E BIT 1,H	CB 4A CB 4B CB 4C	2/2	s z h p n -	INC D INC DE	14 13	1/1	a = h p n -	LD D,A LD D,B	57 50	1/1		OTI2R OTIM	ED B4 ED 83	2/? -	z n - z n -	RLC L RLCA	CB 05 07	2/2	* z h p n c	SRA A SRA B	CB 2F CB 28	2/2	s z h p n c
BIT 1,L BIT 2,(HL) BIT 2,(IX+d)	CB 4D CB 56 CB DD 56 d	2/2 2/3 4/5	szhpn- szhpn-	INC E INC H INC HL	1C 24 23	1/1 1/1 1/1	8 z h p n -	LD D,C LD D,E LD D,H	51 53 54	1/1		OTIMR OTIR OTIRX	ED 93 ED B3 ED C3	2/? - 2/? - 2/? -	z n - z n -	RLD RR (HL) RR (IX+d)	ED 6F CB 1E DD CB d 1E	2/5 2/5 4/7	szhpnc szhpnc	SRA C SRA D SRA E	CB 29 CB 2A CB 2B	2/2	szhpnc szhpnc
BIT 2,(IY+d) BIT 2,A BIT 2.B	CB FD 56 d CB 57 CB 50	4/5 2/2	s z h p n - s z h p n -	INC IX INC IXH INC IXL	DD 23 DD 24 DD 2C	2/2 2/2 2/2	s z h p n -	LD D,IXH LD D,IXL LD D.IYH	DD 54 DD 55 FD 54			OUT (BC),A OUT (BC),B OUT (BC),C	ED 79 ED 41 ED 49	2/3 -		RR (IY+d) RR A RR B	CB 1F CB 18	4/7 2/2 2/2	szhpnc szhpnc szhpnc	SRA H SRA L SRL (HL)	CB 2C CB 2D CB 3E	2/2	* * h p n c * * h p n c * * * h p n c * * * * * * * * * * * * * * * * * *
BIT 2,C BIT 2,D	CB 51 CB 52	2/2	szhpn- szhpn-	INC IY INC IYH	FD 23 FD 24	2/2	* = h p n -	LD D,IYL LD D,L	FD 55 55	2/2 1/1		OUT (BC),D OUT (BC),E	ED 51 ED 59	2/3 - 2/3 -		RR C RR D	CB 19 CB 1A	2/2	szhpnc szhpnc	SRL (IX+d) SRL (IY+d)	DD CB d 3E FD CB d 3E	4/7	8
BIT 2,E BIT 2,H BIT 2,L	CB 53 CB 54 CB 55	2/2	s z h p n - s z h p n - s z h p n -	INC IYL INC L INC SP	FD 2C 2C 33	2/2 1/1 1/1	s z h p n -	LD D,n LD DE,(addr) LD DE,(HL)	16 n ED 58 dr ad ED 17			OUT (BC),H OUT (BC),L OUT (n),A	ED 61 ED 69 D3 n	2/3 -		RR E RR H RR L	CB 1B CB 1C CB 1D	2/2	szhpnc	SRL A SRL B SRL C	CB 3F CB 38 CB 39	2/2	szhpnc szhpnc szhpnc
BIT 3,(HL) BIT 3,(IX+d)	CB 5E CB DD 5E d	2/3	szhpn-	IND IND2	ED AA ED 8C	2/5 2/5	- z n -	LD DE,(IX+d) LD DE,(IY+d)	DD 17 d	3/5+ 3/5+		OUT0 (n),A OUT0 (n),B	ED 39 n ED 01 n	3/4 -		RRA RRC (HL)	1F CB 0E	1/1	h-nc szhpnc	SRL D SRL E	CB 3A CB 3B	2/2	* * h p n c
BIT 3,(IY+d) BIT 3,A		2/2	* z h p n - * z h p n -	IND2R INDM	ED 9C ED 8A	2/?	- z n - - z n -	LD DE,hilo LD E,(HL)	11 lo hi 5E	1/2		OUT0 (n),C OUT0 (n),D	ED 09 n ED 11 n	3/4 -		RRC (IX+d) RRC (IY+d)		4 / 23		SRL H SRL L	CB 3C CB 3D	2/2	s z h p n c
BIT 3,B BIT 3,C BIT 3,D	CB 58 CB 59 CB 5A	2/2	8 z h p n -	INDMR INDR INDRX	ED 9A ED BA ED CA	2/? ? 2/?	- z n -	LD E,(IX+d) LD E,(IY+d) LD E,A	DD 5E d FD 5E d 5F	1/1		OUT0 (n),E OUT0 (n),H OUT0 (n),L	ED 19 n ED 21 n ED 29 n	3/4 -		RRC A RRC B RRC C	CB 0F CB 08 CB 09	2/2	szhpnc szhpnc	STMIX SUB (HL) SUB (IX+d)	ED 7D 96 DD 96 d	2/2	* * h p n c
BIT 3,E BIT 3,H BIT 3.L	CB 5B CB 5C CB 5D	2/2	s z h p n - s z h p n -	INI INI2 INI2R	ED A2 ED 84 ED 94	5 2/5 2/?	- z n - - z n -	LD E,B LD E,C LD E.D	58 59 5A	1/1		OUTD OUTD2 OUTI	ED AB ED AC ED A3		z n - z n -	RRC D RRC E RRC H	CB 0A CB 0B CB 0C			SUB (IY+d) SUB A SUB B	FD 96 d 97 90	1/1	* * h p n c * * h p n c * * * h p n c * * * * * * * * * * * * * * * * * *
BIT 4,(HL) BIT 4,(IX+d)	CB 66 CB DD 66 d	2/3 4/5	8 z h p n -	INIM INIMR	ED 82 ED 92	2/5 2/?	- z n -	LD E,H LD E,IXH	5C DD 5C	1/1		OUTI2 PEA IX+d	ED A4 ED 65 d	2/5 - 3/5+ -	= n - 	RRC L RRCA	CB 0D 0F	2/2 1/1	* z h p n c	SUB C SUB D	91 92	1/1	s z h p n c
BIT 4,(IY+d) BIT 4,A BIT 4,B	CB FD 66 d CB 67 CB 60	2/2	8 z h p n -	INIR INIRX JP (HL)	ED B2 ED C2 E9	2/? 2/? 1/3	- z n - - z n -	LD E,IXL LD E,IYH LD E,IYL	DD 5D FD 5C FD 5D	2/2		PEA IY+d POP AF POP BC	ED 66 d F1 C1		Popped	RRD RSMIX RST 0	ED 67 ED 7E C7	2/5 2/2 1/5+		SUB E SUB H SUB IXH	93 94 DD AC	1/1	szhpnc szhpnc szhpnc
BIT 4,C BIT 4,D BIT 4,E	CB 61 CB 62 CB 63	2/2	s z h p n - s z h p n -	JP (IX) JP (IY) JP addr	DD E9 FD E9 C3 dr ad	2/4 2/4 2/4+		LD E,L LD E,n LD H.(HL)	5D 1E n 66	1/4		POP DE POP HL POP IX	D1 E1 DD E1	1/3+ -		RST 16 (2) RST 24 (3) RST 32 (4)	D7 DF E7	1/5+		SUB IXL SUB IYH SUB IYL	DD AD FD AC FD AD	2/2	szhpnc szhpnc szhpnc
BIT 4,H BIT 4,L	CB 64 CB 65	2/2	szhpn- szhpn-	JP c,addr JP m,addr	DA dr ad FA dr ad	3 / 3+ 3 / 3+		LD H,(IX+d) LD H,(IY+d)	DD 66 d FD 66 d	3/4		POP IY PUSH AF	FD E1 F5	2/4+ -		RST 40 (5) RST 48 (6)	EF F7	1/5+		SUB L SUB n	95 D6 n	1/1	- z v b
BIT 5,(IX+d)	CB DD 6E d	4/5		JP nc,addr JP nz,addr	C2 dr ad	3/3+		LD H,A LD H,B	67 60	1/1		PUSH BC PUSH DE	C5 D5			RST 56 (7) RST 8 (1)	FF CF	1 / 5+		TST A,(HL) TST A,A	ED 34 ED 3C	2/2	szhpnc
BIT 5,(IY+d) BIT 5,A BIT 5,B	CB FD 6E d CB 6F CB 68	2/2	szhpn- szhpn-	JP p,addr JP pe,addr JP po,addr	EA dr ad	3/3+ 3/3+ 3/3+		LD H,C LD H,D LD H,E	61 62 63	1/1		PUSH HL PUSH IX PUSH IY	E5 DD E5 FD E5	2/4+		SBC A,(IX+d) SBC A,(IX+d)	9E DD 9Ed FD 9Ed	3 / 4	* z h p n c * z h p n c	TST A,B TST A,C TST A,D	ED 04 ED 0C ED 14	2/2	szhpnc szhpnc szhpnc
BIT 5,C BIT 5,D BIT 5,E	CB 69 CB 6A CB 6B	212	* z h p n - * z h p n -	JP z,addr JR c,d JR d	CA drad 38 d 18 d	3/3+ 2/2+ 2/3		LD H,H LD H,L LD H,n	64 65 26 n	1/1		RES 0,(HL) RES 0,(IX+d) RES 0,(IY+d)	CB 86 DD CB d 86 FD CB d 86	4/5		SBC A,A SBC A,B SBC A,C	9F 98 99	1/1	* z h p n c * z h p n c	TST A,E TST A,H TST A,L	ED 1C ED 24 ED 2C	2/2	szhpnc szhpnc szhpnc
BIT 5,H BIT 5,L	CB 6C CB 6D	2/2	szhpn- szhpn-	JR nc,d JR nz,d	30 d 20 d	2 / 2+ 2 / 2+		LD HL,(addr) LD HL,(HL)	2A dr ad ED 27	3/5 2/4+		RES 0,A RES 0,B	CB 87 CB 80	2/2 -		SBC A,D SBC A,E	9A 9B	1/1	s z h p n c	TST A,n TSTIO n	ED 64 n ED 74 n	3/3	s z h p n c
BIT 6,(IX+d) BIT 6,(IX+d) BIT 6,(IY+d)	CB 76 CB DD 76 d CB FD 76 d	4/5	szhpn-	JR z,d LD (addr),A LD (addr),BC	28 d 32 dr ad ED 43 dr ad	2/2+ 3/4 4/6		LD HL,(IX+d) LD HL,(IY+d) LD HL,hilo	DD 27 d FD 27 d 21 lo hi	3/5+ 3/5+ 3/3		RES 0,C RES 0,D RES 0,E	CB 81 CB 82 CB 83	2/2 -		SBC A,H SBC A,IXH SBC A,IXL	9C DD 9C DD 9D	2/2	szhpnc szhpnc szhpnc	XOR (HL) XOR (IX+d) XOR (IY+d)	AE DD AC d FD AC d	3/4	szhpnc szhpnc szhpnc
BIT 6,A BIT 6,B	CB 77 CB 70	2/2	s z h p n - s z h p n -	LD (addr),DE LD (addr),HL		4/6 3/5 4/6		LD HL,I LD I,A	ED D7 ED 47	2/2	*****	RES 0,H RES 0,L	CB 81 CB 85	2/2 -		SBC A,IYH SBC A,IYL	FD 9C FD 9D 9D	2/2	szhpnc szhpnc szhpnc	XOR A XOR B	AF A8 A9	1/1	szhpnc szhpnc szhpnc
BIT 6,C BIT 6,D BIT 6,E	CB 71 CB 72 CB 73	2/2	szhpn- szhpn-	LD (addr),IX LD (addr),IY LD (addr),SP	FD 22 dr ad ED 73 dr ad	4/6 4/6		LD I,HL LD IX,(addr) LD IX,(HL)	ED C7 DD 2A dr ad ED 37	2/2 4/6 2/4+		RES 1,(HL) RES 1,(IX+d) RES 1,(IY+d)	CB 8E DD CB d 8E FD CB d 8E	4/5 -		SBC A,L SBC A,n SBC HL,BC	DE n ED 42	2/2	szhpnc szhpnc	XOR C XOR D XOR E	AA AB	1/1	s z h p n c
BIT 6,H BIT 6,L BIT 7,(HL)	CB 74 CB 75	2/2	s z h p n - s z h p n - s z h p n -	LD (BC),A LD (DE),A LD (HL),A	02 12 77	1/2		LD IX,(IX+d) LD IX,(IY+d) LD IX.hilo		3/5+ 3/5+		RES 1,A RES 1,B RES 1,C	CB 8F CB 88 CB 89	2/2 -		SBC HL,DE SBC HL,HL SBC HL.SP	ED 52 ED 62 ED 72	2/2	szhpnc szhpnc szhpnc	XOR H XOR IXH XOR IXL	AC DD AC DD AC	1/1	szhpnc szhpnc szhpnc
BIT 7,(IX+d) BIT 7,(IY+d)	CB DD 7E d	4/5	szhpn-	LD (HL),A LD (HL),B	70 ED 0F	1/2 1/2 2/4+		LD IXH,A	DD 67 DD 60	2/2		RES 1,D	CB 8A CB 8B			SET 0,(HL)	37 CB C6	1/1		XOR IYH XOR IYL	FD AD	2/2	szhpnc
BIT 7,A BIT 7,B	CB 7F CB 78	2/2	szhpn- szhpn-	LD (HL),C LD (HL),D	71 72	1/2		LD IXH,C LD IXH,D	DD 61 DD 62	2/2		RES 1,H RES 1,L	CB 8C CB 8D	2/2 -		SET 0,(IX+d) SET 0,(IY+d)	DD CB d C6 FD CB d C6	4/5		XOR IYL XOR L XOR n	AD EE n	1/1	szhpnc
BIT 7,C BIT 7,D BIT 7,E	CB 79 CB 7A CB 7B	2/2	s z h p n - s z h p n - s z h p n -	LD (HL),DE LD (HL),E LD (HL),H	ED 1F 73 74	2/4+ 1/2 1/2		LD IXH,E LD IXH,IXH LD IXH,IXL	DD 63 DD 64 DD 65			RES 2,(HL) RES 2,(IX+d) RES 2,(IY+d)	CB 96 DD CB d 96 FD CB d 96			SET 0,A SET 0,B SET 0,C	CB C7 CB C0 CB C1	2/2 2/2 2/2		xxx.S xxx.L	52 xxx 49 xxx	1/1	
BIT 7,H BIT 7,L CALL addr	CB 7C CB 7D CD dr ad	2/2	8 z h p n -	LD (HL),HL LD (HL),IX LD (HL),IY	ED 2F ED 3F ED 3E	2/4+ 2/4+ 2/4+		LD IXH,n LD IXL,A LD IXL,B	DD 26 n DD 6F DD 68	2/2		RES 2,A RES 2,B RES 2,C	CB 97 CB 90 CB 91	2/2 - 2/2 -		SET 0,D SET 0,E SET 0,H	CB C2 CB C3 CB C4	2/2		.IS .IS ADL	40 49	1/1	
CALL c,addr CALL m,addr	DC dr ad FC dr ad	3/6+		LD (HL),L LD (HL),n	75 36 n	1/22/3		LD IXL,C LD IXL,D	DD 69 DD 6A	2/2		RES 2,D RES 2,E	CB 92 CB 93	2/2 -		SET 0,L SET 1,(HL)	CB C5 CB CE	2/2		.IL IL ADL	52 5B	1/1	
CALL nc,addr CALL nz,addr CALL p,addr	C4 dr ad F4 dr ad	3/6+ 3/6+ 3/6+		LD (IX+d),A LD (IX+d),B LD (IX+d),BC		3/4 3/4 3/5+		LD IXL,E LD IXL,IXH LD IXL,IXL	DD 6B DD 6C DD 6D	2/2		RES 2,H RES 2,L RES 3,(HL)	CB 94 CB 95 CB 9E	2/3 -		SET 1,(IX+d) SET 1,(IY+d) SET 1,A	DD CB d CE FD CB d CE CB CF	4/5 2/2		.SIS .LIL	40 5B	1/1	
CALL pe,addr CALL po,addr	EC dr ad E4 dr ad	3 / 6+ 3 / 6+		LD (IX+d),C LD (IX+d),D	DD 71 d DD 72 d	3/4 3/4		LD IXL,n LD IY,(addr)	DD 2E n FD 2A dr ad			RES 3,(IX+d) RES 3,(IY+d)	DD CB d 9E FD CB d 9E			SET 1,B SET 1,C	CB C8 CB C9	2/2 2/2		SLL is remov LD B,B C,C D		ved	

CEOO				
6502	- · · ·			
Mnemonic	Description	Example	Addressing Modes	Flags
ADC <ea></ea>	Add <ea> and the carry flag to the Accumulator A.</ea>	ADC #61	Imm; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z C V
AND <ea></ea>	Logical AND of bits in 8 bit value <ea> with Accumulator</ea>	AND \$12	Accum; ZeroPg; ZeroPg,X; Abs; Abs,X	N Z C
ASL <ea></ea>	Shift <ea> Left for Arithmetic.</ea>	ASL	Accum; ZeroPg; ZeroPg,X; Abs; Abs,X	
Bcc ofst	Branch to the 8 bit offset ofst IF condition cc is true.	BEQ TestLab		
BIT <ea></ea>	Test bits in Accumulator compared to <ea></ea>	BIT \$61	Imm {65c02} ; ZeroPg ; ZeroPg,X {65c02} Abs ; Abs,X {65c02}	; N Z V
BRK	Stop the CPU and execute an interrupt.	BRK		I
CLC	Clear the Carry Flag. C flag will be set to Zero.	CLC		C
CLD	Clear the Decimal Flag. (BCD off)	CLD		D -
CLI	Clear the Interrupt Flag. (Enable Interrupts)	CLI		I
CLV	Clear the oVerflow Flag. V flag will be set to Zero.	CLV		V
CMP <ea></ea>	Compare the Accumulator to <ea>.</ea>	CMP #10	Imm; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z C
CPX <ea></ea>	Compare the X register to <ea>.</ea>	CPX #10	Imm; ZeroPg; Abs	N Z C
CPY <ea></ea>	Compare the Y register to <ea>.</ea>	CPY #10	Imm ; ZeroPg ; Abs	N Z C
DEC <ea></ea>	Decrease the 8 bit value <ea> by one.</ea>	DEC \$10	Accum {65c02}; ZeroPg ; ZeroPg,X ; Abs ; Abs,X	N Z
DEX	Decrease register X by one.	DEX		N Z
DEY	Decrease register Y by one.	DEY		N Z
EOR <ea></ea>	Logical EOR (Exclusive OR) of bits in <ea> with A</ea>	EOR <ea></ea>	Imp; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z
INC <ea></ea>	Increase the 8 bit value <ea> by one.</ea>	INC \$10	Accum {65c02}; ZeroPg; ZeroPg,X; Abs; Abs,X	N Z
INX	Increase register X by one.	INX		N Z
INY	Increase register Y by one.	INY		N Z
JMP addr	Jump to the 16 bit address addr.	JMP \$4000	Abs ; (Ind Abs,X) {65c02} ; (Ind)	
JSR addr	Jump to Subroutine at address addr.	JSR addr	Abs	
LDA <ea></ea>	Load the 8 bit value from <ea> into the Accumulator.</ea>	LDA #100	Imm; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z
LDX <ea></ea>	Load the 8 bit value from <ea> into the X register.</ea>	LDX #100	Imm ; ZeroPg ZeroPg,Y ; Abs ; Abs,Y	N Z
LDY <ea></ea>	Load the 8 bit value from <ea> into the Y register.</ea>	LDY #100	Imm; ZeroPg ZeroPg,X; Abs; Abs,X	N Z
LSR <ea></ea>	Shift the bits of <ea> Right Logically.</ea>	LSR \$1000	Accum; ZeroPg; ZeroPg,X; Abs; Abs,X	N Z C
NOP	No Operation.	NOP		
ORA <ea></ea>	Logical OR of bits in 8 bit value <ea> with Accumulator</ea>	ORA #61	Imm; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z C V
PHA	Push a byte from register A onto the top of the stack.	PHA	, , , , , , , , , , , , , , , , , , , ,	
PHP	Push the flags (P) onto the stack.	PHP		
PLA	Pull a byte off the stack into register A.	PLA		
PLP	Pull a byte off the stack into register A.	PLP		NZCIDV
ROL <ea></ea>	Rotate bits of <ea> Left with the Carry.</ea>	ROL \$40	Accum; ZeroPg; ZeroPg,X; Abs; Abs,X	N Z C
ROR <ea></ea>	Rotate bits of <ea> Right with the Carry.</ea>	ROR \$40	Accum; ZeroPg; ZeroPg,X; Abs; Abs,X	N Z C
RTI	Return from an interrupt.	RTI		NZCIDV
RTS	Return from a subroutine.	RTS		
SBC <ea></ea>	Subtract <ea> and the carry flag from the Accumulator</ea>	SBC #61	Imm; ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	N Z C V
SEC	Set the carry flag to 1.	SEC		C
SED	Set the Decimal Flag. (BCD on)	SED		D -
SEI	Set the Interrupt Flag.	SEI		I
STA <ea></ea>	Store the Accumulator into memory address <ea>.</ea>	STA \$10	ZeroPg; ZeroPg,X; Abs; Abs,X; Abs,Y; (ind) {65c02}; (Ind,X), (Ind),Y	
STX <ea></ea>	Store the X register into memory address <ea>.</ea>	STX \$10	ZeroPg ; ZeroPg,Y ; Abs	
STY <ea></ea>	Store the Y register into memory address <ea>.</ea>	STY \$10	ZeroPg; ZeroPg,X; Abs	
TAX	Transfer the Accumulator into register X.	TAX	<u> </u>	N Z
TAY	Transfer the Accumulator into register Y.	TAY		N Z
TSX	Transfer the Stack pointer into register X.	TSX		N Z
TXA	Transfer the X register into the Accumulator.	TXA		N Z
TXS	Transfer the X Register into the Stack pointer.	TXS		
TYA	Transfer the Y register into the Accumulator.	TYA		N Z
Mnemonic	Description	Example	Addressing Modes	Flags
BRA ofst	Branch always to the 8 bit offset ofst (without condition).	BRA TestLab		
PHX	Push a byte from register X onto the top of the stack.	PHX		
PHY	Push a byte from register Y onto the top of the stack.	PHY		
PLY	Pull a byte off the stack into register Y.	PLY		

BRA ofst	Branch always to the 8 bit offset ofst (without condition).	BRA TestLabel	
PHX	Push a byte from register X onto the top of the stack.	PHX	
PHY	Push a byte from register Y onto the top of the stack.	PHY	
PLY	Pull a byte off the stack into register Y.	PLY	
STZ <ea></ea>	Clear the 8 bit value in memory address <ea>.</ea>	STZ \$1000	

Minemonic	Description	Condition
BCC label	Branch to label if Carry Clear	C=0
BCS label	Branch to label if Carry Set	C=1
BEQ label	Branch to label if Equal (Zero)	Z=1
BNE label	Branch to label if Not Equal (NonZero)	Z=0
BMI label	Branch to label if MInus	N=1
BPL label	Branch to label if PLus	N=0
BVC label	Branch to label if oVerflow Clear	V=0
BVS label	Branch to label if oVerflow Set	V=1

650	2 – 65816 – 6280																	Abr						
		Implied	Relative	Accum	Immediate	Zero Page \$nn	Zero Pg,X \$nn,X	Zero PG,Y \$nn,Y	Absolute \$0100	Absolute,X \$0100,X	Absolute,Y \$0100,Y	Abs,X Indir	Indirect (\$nnnn)	(Indirect,X) (\$nn,X)	(Indirect),Y (\$nn),Y		Absolute Long \$100000	Abs Indir Long [\$1000]	Direct Pg Indirect (\$nn)	Direct Pg Ind Lng [\$nn]	Abs Long,X \$010000,X	(Long Indirect),Y [\$nn],Y	Stack Relative \$ss,S	SR Indirect Indexed (\$ss,S),Y
ADC	Add with Carry	no params	jr	works on A	8nn \$69 2 2	(800nn) \$65 2 3	(800nn+X) \$75 2 4	(&00nn+Y)	(80100) \$6D 3 4	(80100+X) \$7D 3 4/5	(80100+Y) \$79 3 4/5	((&nnnn +X))	((&nnnn)) \$72.3	((&00nn+X)) \$61 2 6	\$71 2 5/6	Ovf7 2 +- 7	(\$100000) \$6F 3 4	((\$1000))	(\$dpnn) \$72 2 5	(\$dpdpnn) \$67 2 6	(8010000+x) \$7F 4 5	((&dpdpnn)+Y) \$77 2 6	(\$ss+8) \$63 2 4	((\$ss,5)+Y) \$73 2 7
AND ASL	Logical AND Arithmetic Shift Left			\$0A 1 2	\$29 2 2	\$25 2 3 \$06 2 5	\$35 2 4 \$16 2 6		\$2D 3 4 \$0E 3 6	\$3D 3 4/5 \$1E 3 7	\$39 3 4/5		\$32 3	\$21 2 6	\$31 2 5/6	7 z 7	\$2F 4 5		\$32 2 5	\$27 2 4	\$3F 4 5	\$37 2 6	\$23 2 4	\$33 2 7
BCC BCS	Branch if Carry Clear C=1 (Aka BLT) Branch if Carry Set C=0 (Aka BGE)		\$90 2 2-4 \$B0 2 2-4																					
BEQ BIT	Branch if Equal to Zero Bit Test (set flags like AND)		\$F0 2 2-4		\$89 2	\$24 2 3	\$34 2		\$2C 3 4	\$3C 3														
BMI BNE	Branch if Minus (S = 1) Branch if Not Equal to Zero		\$30 2 2-4 \$D0 2 2-4																					
BPL BRK	Branch if Plus (S = 0) Break	\$00 1 7	\$10 2 2-4													=1								
BVC BVS	Branch if Overflow Clear Branch if Overflow Set		\$50 2 2-4 \$70 2 2-4																					
CLC	Clear Carry Flag Clear Decimal Mode	\$D8 1 2														=0								
CLI	Clear Interrupt Mask (Enable Interrupts) Clear Overflow Flag	\$58 1 2 \$B8 1 2														=0								
CMP	Compare Accumulator to Memory Compare with Index Register X	<b>450</b> 12			\$C9 2 2 \$E0 2 2	\$C5 2 3 \$E4 2 3	\$D5 2 4		\$CD 3 4 \$EC 3 4	\$DD 3 4/5	\$D9 3 4/5		\$D23	\$C1 2 6	\$D1 2 5/6	> = 7	\$CF 4 5		\$D2 2 5	\$C7 2 6	\$DF 4 5	\$D7 2 6	\$C3 2 4	\$D3 2 7
CPY	Compare with Index Register Y			¢2A	\$C0 2 2	\$C4 2 3	ene a e		\$CC 3 4 \$CE 3 6	en= 2.7						> = 7								
DEC	Decrement (Aka DEA)  Decrement Index Register X	\$CA 1 2		\$3A		\$C6 2 5	\$D6 2 6		\$CE 3 6	\$DE 3 7						- z 7								
DEY EOR	Decrement Index Register Y Logical Exclusive-OR (XOR)	\$88 1 2			\$49 2 2	\$45 2 3	\$55 2 4		\$4D 3 4	\$5D 3 4/5	\$59 3/4/5		\$52 3	\$41 2 6	\$51 2 5/6	- z 7	\$4F 4 5		\$52 2 5	\$47 2 6	\$5F 4 5	\$57 2 6	\$43 2 4	\$53 2 7
INC	Increment (Aka INA) Increment Index Register X	\$E8 1 2		\$1A		\$E6 2 5	\$F6 2 6		\$EE 3 6	\$FE 3 7						- z 7								
INY JMP	Increment Index Register Y Jump to New Location (or JML for long)	\$C8 1 2							\$4C 3 3			\$7C	\$6C			- 2 7	\$5C 4 4	\$DC						
JSR	Jump to Subroutine (or JSL for long) Load Accumulator				\$A9 2 2	\$A5 2 3	\$B5 2 4		\$20 3 6 \$AD 3 4	\$FC 3 8 \$BD 3 4/5	¢D0.2.4/5	3	3 5 \$B2 3	\$A1 2 6	\$B1 2 5	7	\$22 4 8 \$AF 4 5	3 6	\$B2 2 5	\$A7 2 6	\$BF 4 5	\$B7 2 6	\$A3 2 4	#D2 0 7
LDA	Load Index Register X				\$A2 2 2	\$A6 2 3		\$B6 2 4	\$AE 3 4		\$BE 3 4/5		\$B23	\$A126	\$8125	- z 7	\$AF 4 5		\$B2 2 5	\$A7 2 6	\$BF 4 5	\$87.20	\$A3 2 4	#63 2 7
LDY	Load Index Register Y Logical Shift Right			\$4A 1 2	\$A0 2 2	\$A4 2 3 \$46 2 5	\$B4 2 4 \$56 2 6		\$AC 3 4 \$4E 3 6	\$BC 3 4/5 \$5E 3 7						- z 7								
NOP ORA	No Operation Logical (Inclusive) OR	\$EA 12			\$09 2 2	\$05 2 3	\$15 2 4		\$0D 3 4	\$1D 3 4/5	\$19 3 4/5		\$123	\$01 2 6	\$11 2 5/6	- z 7	\$0F 4 5		\$12 2 5	\$07 2 6	\$1F 4 5	\$07 2 6	\$03 2 4	\$13 2 7
PHA PHP	Push Accumulator onto Stack Push Processor Status	\$48 1 3 \$08 1 3																						
PLA PLP	Pull Accumulator from Stack Pull Processor Status	\$68 1 4 \$28 1 4														- z 7								
ROL ROR	Rotate Left through Carry Rotate Right through Carry			\$2A 1 2 \$6A 1 2		\$26 2 5 \$66 2 5	\$36 2 6 \$76 2 6		\$2E 3 6 \$6E 3 6	\$3E 3 7 \$7E 3 7						old7 z 7 old0 z 7								
RTI RTS	Return from Interrupt (RETI) Return from Sub (RET) (or RTL for long)	\$40 1 6 \$60 1 6														8888888								
SBC	Subtract with Carry	\$6B 1 6			\$E9 2 2	\$E5 2 3			\$ED 3 4	\$FD 3 4/5	\$F9 3 4/5		\$F23	\$E1 2 6	\$F1 2 5/6		\$EF 4 5		\$F2 2 5	\$E7 2 6	\$FF 4 5	\$F7 2 6	\$E3 2 4	\$F3 2 7
SEC SED	Set Carry (SCF) Set Decimal Flag	\$38 1 2 \$F8 1 2														1								
SEI	Set Interrupt Mask (Disable Interrupts) Store Accumulator	\$78 1 2				\$85 2 3	\$95 2 4		\$8D 3 4	\$9D 3 5	\$99 3 5		\$923	\$81 2 6	\$91 2 6	1	\$8F 4 5		\$92 2 5	\$87 2 6	\$9F 4 5	\$97 2 6	\$83 2 4	\$93 \$2 7
STX	Store Index Register X Store Index Register Y					\$86 2 3 \$84 2 3	\$94 2 4	\$96 2 4	\$8E 3 4 \$8C 3 4															
TAX	Transfer Accumulator to Index Reg X Transfer Accumulator to Index Reg Y	\$AA 1 2 \$A8 1 2														- z 7 - z 7								
TSX TXA	Transfer Stack Pointer to X Transfer Index Register X to Accumulator	\$BA 1 2 \$8A 1 2														- z 7 - z 7								
TXS	Transfer X to Stack Pointer Transfer Index Register Y to Accumulator	\$9A 1 2 \$98 1 2														7								
BRA	Branch Relative Always (JR) (BRL for long)		\$80 2 \$82 3 4																					
COP MVN	Coprocessor Enable  Block Move Next (LDIR)  MVN M.N A bytes from MX->-NY (Alters DBR)	\$02 2 7			\$54 3 ?											ID								
MVP	Block Move Previous (LDDR) MVP M,N A bytes from MX→NY (Alters DBR)				\$443?																			
PEA PEI	Push Effective Absolute address Push Effective Indirect Address							\$F4 3 5											\$D4 2 6					
PER PHB	Push effective PC Relative Indirect Addr Push 8 bit Data Bank Reg (DBR)	\$8B 1 3	\$62 3 6																					
PHD PHK	Push 16bit Direct Page Register Push 8 bit Program Bank Register (PBR)	\$0B 1 4 \$4B 1 3																						
PHY	Push X Push Y	\$DA 1 \$5A 1																						
PLB PLD	Pull 8 bit Data Bank Reg (DBR) Pull 16bit Direct Page Register	\$AB 1 4 \$2B 1 5														- z 7								
PLX PLY	Pull X Pull Y	\$FA 1 \$7A 1														- z 7								
REP SEP	Reset Status Bits Set Status Bit				\$C2 2 3 \$E2 2 3											7777777								
STP STZ	Stop processor until next RST Store Zero to address	\$DB 1				\$64.2	\$74.2		\$9C 3	\$9E 3														
TCD TDC	Transfer A to Direct page register (aka TAD)  Transfer Direct Page register to A (aka TDA)	\$5B 1 2 \$7B 1 2														- z 7 - z 7								
TCS	Transfer Accumulator to SP (aka TAS) Test and Reset Bits with A	\$1B 1 2				\$14.2			\$1C 3							- z 7								
TSB TSC	Test and Set Bits with A Transfer SP to Accumulator (aka TSA)	\$3B 1 2				\$04 2			\$0C 3							- z								
TXY	Transfer X to Y Transfer Y to X	\$9B 1 2 \$BB 1 2														- 2 7 - 2 7								
WAI	Wait until any interrupt	\$CB 1 \$42 2																						
XBA	Exchange A and B (aka SWA)	\$EB 1 3 \$FB 1 2														- z 7								
BBR	Exchange Carry (C) and Emu bits (E)  Branch if bit n is Reset (also on some 65c02)  Proposit if bit n is Reset (also on some 65c02)	ψι'D 12				\$0F-\$7F 2 \$8F-\$FF 2										D								
BBS	Branch if bit n is Reset (also on some 65c02) Branch to subroutine (Call Relative)	\$44 2 8				Joi Ferri Z																		
CLY	Clear X Clear Y	\$82 1 2 \$C2 1 2																						
CSH	Change Speed High (7.16 MHz) Change Speed Low (1.78 MHz)	\$D4 1 3 \$54 1 3																						
RMB SAX	Reset Memory Bit n (also on some 65c02) Swap A and X	\$22 1 3				\$07-\$77																		
SAY SET	Swap A and Y Set T flag	\$42 1 3 \$F4 1 2																						
SMB ST0	Set Memory Bit n (also on some 65c02) ST0 - Store (HuC6270) VDC No. 0				\$03 2 5	\$87-\$F7																		
ST1 ST2	ST1 - Store (HuC6270) VDC No. 1 ST2 - Store (HuC6270) VDC No. 2				\$13 2 5 \$23 2 5																			
SXY	Swap X and Y registers Transfer Alternate Increment	\$02 1 3			\$F3 7 17+									>=6502	2									
TAM	Transfer Accumulator to MPR Transfer Increment Alternate				\$53 2 5 \$E3 7 17+									CO2, 65816	6, 6280									
TIA	Transfer Increment Increment				\$E3 7 17+ \$73 7 17+ \$D3 7 17+									2,6280 NO 6280										
TIN	Transfer Increment Transfer MPR to Accumulator				\$43 2 4	eno c =	640.5	000 11	epo : :					6280 + 65 65816										
TST	Test Bits at n2 with n1					\$83 3 7	\$A3 3 7	\$93 4 8	\$B3 4 8				16 bit	in 65816 I	M=0 / X=0									

Mnemonic	Description	Example	Valid Lengths Addressing Modes	Flags
BCD Dm,Dn	·			
BCD -(Am),-(An) DD <ea>,Dn</ea>	Adds two 8 bit Binary Coded Decimal numbers with eXtend	ABCD D1,D2	В	XnZvC
DD Dn, <ea> DDA <ea>,An</ea></ea>				
DDI #, <ea> DDQ #,<ea></ea></ea>	Adds two numbers together. Adds a short immediate value # to <ea>.</ea>	ADD D1,D2 ADDQ #1,A1	B,W,L B,W,L	X N Z V C X N Z V C
ND <ea>,Dn</ea>	Adds a short infinediate value # to seas.	אטטע #ו,או	D, VV, L	XNZVO
ND Dn, <ea> NDI #,<ea></ea></ea>	logically ANDs two numbers together.	AND D1,D2	B,W,L	XNZVC
ANDI #,CCR ANDI ##,SR	logically ANDs immediate value # with the CCR is only available in Supervisor Mode.	ANDI #\$F0,CCR ANDI #\$0F,SR	B W	XNZVC XNZVC
SL Dm,Dn	is only available in Supervisor Wode.	Alto, low lari	**	XNZVO
ASL # <data>,Dn ASL <ea></ea></data>	Shift the bits Left for Arithmetic	ASL.W D1,D2	B,W,L	XNZVC
SR Dm,Dn SR # <data>,Dn</data>				
ASR <ea></ea>	Shift the bits Right for Arithmetic  Branch to offset/Label # if the condition cc is true.	ASR.W D1,D2 BCC TestLabel	B,W,L B,W	XNZVC
CHG Dn, <ea></ea>			·	
BCHG #, <ea> BCLR Dn,<ea></ea></ea>	Test Bit Dn / # of destination <ea>, and flip bit in <ea></ea></ea>	BCHG #1,D1	B,L	Z
CLR #, <ea></ea>	Test Bit Dn / # of destination <ea>, and zero bit in <ea> BRA TestLabel</ea></ea>	BCLR #1,D1 BRA TestLabel	B,L B,L	Z
SSET Dn, <ea></ea>	DIVI TOCEASO!	Bru ( rookeabor	5,2	
SET #, <ea></ea>	Test Bit Dn / # of destination <ea>, and set bit in <ea> Branch to Subroutine at relative offset #.</ea></ea>	BSET #1,D1 BSR TestLabel	B,L B,W	Z
TST Dn, <ea></ea>				
TST #, <ea> HK <ea>,Dn</ea></ea>	Test Bit Dn or # of destination <ea></ea>	BTST #1,D1	B,L	Z
HK #,Dn LR <ea></ea>	Compare Dn to upper bound # Trap 6 if out of range	CHK #1000,D1	W, L {on 68020+}	-Nzvc
MP <ea>,Dn</ea>	Clear <ea> setting it to zero.</ea>	CLR.B \$1000	B,W,L	- N Z V C
MPA <ea>,An MPI #,<ea></ea></ea>			B, W, L	
MPM (Am)+,(An)+ Bcc Dn,#	CMP compares <ea> to Dn.  Decrease Dn. if Dn &gt; -1 and branch if cc not true</ea>	CMPI.B #\$FF,(A1) DBRA D0,TestLabel	(W,L for CMPA) B,W	- N Z V C
IVS <ea>,Dn</ea>	Divide Signed numbers. Dn is divided by <ea>. Dn=Dn / <ea>.</ea></ea>	DIVS #4,D1	L = L/w	- N Z V C
OR Dn, <ea> ORI #,<ea></ea></ea>	Logical EOR (Exclusive OR) of bits in Dn or # with <ea>.</ea>	EOR #\$20,D1	B,W,L	-NZVC
ORI #,CCR	Logical EOR # with the CCR	EORI #\$F0,CCR	B	XNZVC
ORI ##,SR XG Dn,Dm	is only available in Supervisor Mode.	EORI #\$F0,SR		XNZVC
XG An,Am XT Dn	Exchange the contents of registers Dn and Dm. Sign extend register Dn, either extending a Byte to Word.	EXG D1,D2 EXT.W D1	L W,L	 -NZVC
LEGAL	execute "Illegal Instruction Vector" (Trap 4).	ILLEGAL	VV,L	-142.4.0
MP# SR#	Jump to absolute address #.  Jump to Subroutine at absolute address #.	JMP TestLabel JSR TestLabel	L	
EA <ea>,An</ea>	Load the effective address <ea> into An.</ea>	LEA (Label,PC),A1		
INK An,# SL Dm.Dn	Creates a 'Tepmporary area' on the stack for work	LINK A1,#-4		
SL #,Dn SL <ea></ea>	Shift the bits in register Dn Left Logically by Dm or # bits.	LSL #1,D1		XNZVC
SR Dm,Dn	office the infregister bit con cogleany by bit of # bits.	202 #1,01		XNZVO
SR #,Dn SR <ea></ea>	Shift the bits in register Dn Right Logically by Dm or # bits.	LSR #1,D1	B, W, L	XNZVC
IOVE <ea>,<ea2> IOVEA <ea>,An</ea></ea2></ea>	Move the contents of source <ea> to the destination <ea2>.</ea2></ea>	MOVE #15,D1	B, W, L	- N Z V C
IOVE <ea>,CCR</ea>	moves a 16 bit value from <ea> to the CCR</ea>	MOVE D0,CCR	W	XNZVC
OVE SR, <ea> OVE <ea>,SR</ea></ea>	Move to or from the Status Register	MOVE SR,D0	w	XNZVC
IOVE USP,An IOVE An,USP	Transfer the User Stack Pointer to or from address register An.	MOVE USP,A0		
OVEM <ea>,<regs></regs></ea>			D.W.I	
OVEP Dn,(#,An)	The MOVEM command moves multiple registers	MOVEM.L (A1),D0/D3		
IOVEP (#,An),Dn IOVEQ #,Dn	Move 16 or 32 bits to a set of memory mapped byte data ports.  adds short immediate # to the register Dn.	MOVEP.L D0,(4,A1) MOVEQ #1,D1	W,L	
IULS <ea>,Dn</ea>	Multiply Signed numbers. Dn=Dn* <ea>.</ea>	MULS #4,D1	L=W*W	- N Z V C
IULU <ea>,Dn BCD Dn</ea>	Multiply Unsigned numbers. Dn=Dn* <ea>. Negates BCD byte with eXtend. Dn. Dn=(0-Dn)-{X flag}</ea>	MULU #4,D1 NBCD D1	L=W*W B	- N Z V C X n Z v C
IEG <ea> IEGX <ea></ea></ea>	Negate <ea> Negate <ea> with eXtend</ea></ea>	NEG D0	B, W, L	XNZVC
OP CEAN	No Operation.	NEGX <ea></ea>	B, W, L	XNZVC
OT <ea> R <ea>,Dn</ea></ea>	Invert/Flip all the bits of <ea>.</ea>	NOT.L D1	B, W, L	- N Z V C
R Dn, <ea></ea>		00.04.00	D.W.	NZVO
RI #, <ea></ea>	logically ORs two numbers together. logically ORs immediate value # with the CCR	OR D1,D2 ORI #\$0F,CCR	B, W, L	- N Z V C X N Z V C
RI ##,SR	logically ORs immediate value ## with the Status Register. Push the effective address <ea> onto the stack.</ea>	ORI #\$0F,SR	W	XNZVC
EA <ea>,An ESET</ea>	Push the effective address <ea> onto the stack.  Sends an "RSTO" signal</ea>	PEA (Label,PC) RESET	L	
OL Dm,Dn OL #,Dn				
OL <ea></ea>	Rotate bits in Dn to the Left by a number of bits	ROL.B #8,D1	B, W, L	- N Z V C
OR Dm,Dn OR #,Dn		DOE 5 115 5	n	
OR <ea> OXL Dm,Dn</ea>	Rotate bits in Dn to the Right by a number of bits	ROR.B #8,D1	B, W, L	-NZVC
OXL #,Dn OXL <ea></ea>	Rotate bits in Dn to the Left, with the eXtend bit	ROXL.B #8,D1	B, W, L	XNZVC
OXR Dm,Dn	2 2 2 2 2 2 2		· ·-	ANZVO
OXR #,Dn OXR <ea></ea>	Rotate bits in Dn to the Right, with the eXtend bit	ROXR.B #8,D1	B, W, L	XNZVC
re rr	Return from Exception.  Return and Restore condition codes.	RTE RTR		X N Z V C X N Z V C
TS	Return from a Subroutine.	RTS		
BCD Dm,Dn BCD -(Am),-(An)	Subtracts two 8 bit Binary Coded Decimal with eXtend carry	SBCD D1,D2	В	XnZvC
cc <ea></ea>	Set <ea> to 255 or 0 according to condition cc. Load the SR Status register with 16 bit immediate ## and halt</ea>	SEQ.B TestLabel	В	
UB <ea>,Dn</ea>	Load the Ort Glatus register with 10 bit illilinediate ## and halt			
UB Dn, <ea> UBA <ea>,An</ea></ea>				
UBI #, <ea></ea>	Subtracts two numbers.	SUBI.B #1,(A1)	B, W, L	XNZVC
UBQ #, <ea> UBX Dm,Dn</ea>	Subtracts a short immediate value # from <ea>.</ea>	SUBQ #1,A1	B, W, L	XNZVC
UBX -(Am),-(An)	Subtracts with the eXtend bit. Swap the high and low words of register Dn.	SUBX D1,D2 SWAP D1	B, W, L W	XNZVC -NZVC
WAP Dn	Test and set <ea>.</ea>	TAS D1	В	- N Z V C
WAP Dn AS <ea></ea>				
	causes a jump to exception vector number #.  If the oVerflow flag (V) is set, call overflow trap vector	TRAP #1 TRAPV		
AS <ea> RAP # RAPV ST <ea></ea></ea>	If the oVerflow flag (V) is set, call overflow trap vector Set the flags according to <ea>.</ea>	TRAPV TST.B D1	B, W, L	- N Z V C
AS <ea> RAP #</ea>	If the oVerflow flag (V) is set, call overflow trap vector	TRAPV	B, W, L	

CC	Description	Flags
CC	carry clear	C=0
cs	carry set	C=1
EQ	Equal	Z=1

GE	Greater than or equal	(N=1 & V=1) or (N=0 & V=0)
GT	Greater than	(N=1 & V=1 & Z=0) or (N=0 & V=0 & Z=0)
HI	Higher than	C=0 & Z=0
LE	Less than or equal	Z=1 or (N=1 & V=0) or (N=0 & V=1)
LS	Lower than or same	C=1 or Z=1
LT	Less than	(N=1 and V=0) or (N=0 and V=1)
MI	Minus	N=1
NE	Not equal	Z=0
PL	Plus	N=0
Т	True	=0
F	False	=1
VC	Overflow clear	V=0
VS	Overflow Set	V=1

6809	Manina	Inharant	luuma aliata	Direct	Eutodod	lander/landin	Deletive	U.N. #. V. C
Cmd ABX ADCA	Meaning Add B to X Add with Carry to A	Inherent \$3A (3/1)	Immediate \$89 (2/2)	\$99 (4/2)	\$B9 (5/3)	Indx/Indir \$A9 (4+/2+)	Relative	H N Z V C
ADCB ADDA	Add with Carry to B Add to A		\$C9 (2/2) \$8B (2/2)	\$D9 (4/2) \$9B (4/2)	\$F9 (5/3) \$BB (5/3)	\$E9 (4+/2+) \$AB (4+/2+)		* * * * *
ADDB ADDD	Add to B add to AB (16 bit)		\$CB (2/2) \$C3 (4/3)	\$DB (4/2) \$D3 (6/2)	<b>\$FB (5/3)</b> \$F3 (7/3)	\$EB (4+/2+) \$E3 (6+/2+)		* * * * *
ANDA ANDB	And with A And with B		\$84 (2/2) \$C4 (2/2)	<b>\$94 (4/2)</b> \$D4 (4/2)	\$B4 (5/3) \$F4 (5/3)	\$A4 (4+/2+) \$E4 (4+/2+)		- * * 0 - - * * 0 -
ANDCC ASL ASLA	And with ConditionCode Arithmatic Shift Left Arithmatic Shift Left A	\$48 (2/1)	\$1C (3/2)	\$08 (6/2)	\$78 (7/3)	\$68 (6+/2+)		7 8 * * * * 8 * * *
ASLB ASR	Arithmatic Shift Left B Arithmatic Shift Right	\$58 (2/1)		\$07 (6/2)	\$77 (7/3)	\$67 (6+/2+)		8 * * * *
ASRA ASRB	Arithmatic Shift Right A Arithmatic Shift Right B	\$47 (2/1) \$46 (2/1)		,, ,,		, ,		8 * * - *
BCC BCS	Branch if Carry Clear C=0 Branch if Carry Set C=1						\$24 (3/2) \$25 (3/2)	
BEQ BGE	Branch if Equal Z=1 Branch if Greater than or equal to zero						\$27 (3/2) \$2C (3/2)	
BGT BHI BHS	Branch if Greater than Zero  Branch if Higher Z+C=0  Branch if Higher or Same C=0						\$2E (3/2) \$22 (3/2) \$24 (3/2)	
BITA	Bit Test A Bit Test B		\$85 (2/2) \$C5 (2/2)	<b>\$95 (4/2)</b> \$D5 (4/2)	\$B5 (5/3) \$F5 (5/3)	\$A5 (4+/2+) \$E5 (4+/2+)	924 (3/2)	8 * * 0 * 8 * * 0 *
BLE	Branch if Less than or Equal to Zero Branch if Lower C=1		\$55 (E.Z)	¥== ( <u>=</u> /	4. 5 (5.5)	, , , , , , , , , , , , , , , , , , ,	\$2F (3/2) \$25 (3/2)	
BLS BLT	Branch if Lower or Same C+Z=1 Branch if Less Than Zero						\$23 (3/2) \$2D (3/2)	
BMI BNE	Branch if Minus N=1 Branch if Not Equal to Zero Z=0						\$2B (3/2) \$26 (3/2)	
BPL BRA BRN	Branch if Plus N=0 Branch Always Branch Never						\$2A (3/2) \$20 (3/2) \$21 (3/2)	
BSR BVC	Branch to Subroutine Branch if Overflow Clear V=0						\$8D (3/2) \$28 (3/2)	
BVS	Branch if Overflow Set V=1 Clear			\$0F (6/2)	\$7F (7/3)	\$6F (6+/2+)	\$29 (3/2)	- 0 1 0 0
CLRA CLRB	Clear A Clear B	\$4F (2/1) \$5F (2/1)						- 0 1 0 0 - 0 1 0 0
CMPA CMPB	Compare with A Compare with A Compare with AB		\$81 (2/2) \$C1 (2/2) \$10.93 (5/4)	\$91 (4/2) \$D1 (4/2) \$10.03 (7/3)	\$B1 (5/3) <b>\$F1 (5/3)</b> \$10 B2 (9/4)	\$A1 (4+/2+) \$E1 (4+/2+) \$10 A2 (7+/2+)		8 * * * * - * * * *
CMPD CMPS CMPU	Compare with AB Compare with S Compare with U		\$10 83 (5/4) <b>\$11 8C (5/4)</b> \$11 83 (5/4)	\$10 93 (7/3) \$11 9C (7/3) \$11 93 (7/3)	\$10 B3 (8/4) \$11 BC (8/4) \$11 B3 (8/4)	\$10 A3 (7+/3+) \$11 AC (7+/3+) \$11 A3 (7+/3+)		- * * * * - * * * *
CMPX	Compare with X Compare with Y		\$11 83 (5/4) \$8C (4/3) \$10 8C (5/4)	\$11 93 (7/3) \$9C (6/2) \$10 9C (7/3)	\$BC (7/3) \$10 BC (8/4)	\$AC (6+/2+) \$10 AC (7+/3+)		- * * * *
COMA	Complement Complement A	\$43 (2/1)		\$03 (6/2)	\$73 (7/3)	\$63 (6/2)		- * * 0 1 - * * 0 1
COMB	Complement B And with CC and Wait	\$53 (2/1)	\$3C (20/2)					- * * 0 1 7
DAA DEC DECA	Decimal Adjust after Addition Decrement Decrement A	\$19 (2/1) \$40 (2/1)		\$0A (6/2)	\$7A (7/3)	\$6A (6+/2+)		- * * 0 * - * * * -
DECA DECB EORA	Decrement A Decrement B Exclusive Or A (Xor)	<b>\$4A (2/1)</b> \$5A (2/1)	\$88 (2/2)	\$98 (4/2)	\$B8 (5/3)	\$A8 (4+/2+)		- * * * - - * * 0 -
EORB EXG	Exclusive Or B (Xor)  Exchange Register Contents		\$C8 (2/2) \$1E (8/2)	\$D8 (4/2)	\$F8 (5/3)	\$E8 (4+/2+)		- * * 0 -
INC INCA	Increment Increment A	\$4C (2/1)	, (, ,	\$0C (6/2)	\$7C (7/3)	\$6C (6+/2+)		- * * * -
JMP	Increment B Jump	\$5C (2/1)		\$0E (3/2)	\$7E (4/3)		\$6E (3+/2+)	- * * * -
JSR LBCC	Jump to Subroutine Long Branch if Carry Clear C=0			\$9D (7/2)	\$BD (8/3)		\$AD (7+/2+) \$10 24 (5+/4)	
LBCS LBEQ LBGE	Long Branch if Carry Set C=1  Long Branch if Equal Z=1  Long Branch if Greater than or equal to zero						\$10 25 (5+/4) \$10 27 (5+/4) \$10 2C (5+/4)	
LBGT LBHI	Long Branch if Greater than Zero Long Branch if Higher Z+C=0						\$10 2E (5+/4) \$10 22 (5+/4)	
LBHS LBLE	Long Branch if Higher or Same C=0 Long Branch if Less than or Equal to Zero						\$10 24 (5+/4) \$10 2F (5+/4)	
LBLO LBLS	Long Branch if Lower C=1 Long Branch if Lower or Same C+Z=1						\$10 25 (5+/4) \$10 23 (5+/4)	
LBLT LBMI LBNE	Long Branch if Less Than Zero Long Branch if Minus N=1 Long Branch if Not Equal to Zero Z=0						\$10 2D (5+/4) \$10 2B (5+/4) \$10 26 (5+/4)	
LBPL LBRA	Long Branch if Plus N=0  Long Branch Always						\$10 26 (5+/4) \$10 2A (5+/4) \$16 (5/3)	
LBRN LBSR	Long Branch Never Long Branch to Subroutine						\$10 21 (5/4) \$17 (9/3)	
LBVC LBVS	Long Branch if Overflow Clear V=0  Long Branch if Overflow Set V=1						\$10 28 (5+/6) \$10 29 (5+/6)	
LDA LDB	Load A Load B		\$86 (2/2) \$C6 (2/2)	\$96 (4/2) \$D6 (4/2)	\$B6 (5/3) <b>\$F6 (5/3)</b>	\$A6 (4+/2+) \$E6 (4+/2+)		- * * 0 - - * * 0 -
LDD LDS LDU	Load AB Load S Load U		\$CC (3/3) \$10 CE (4/4) \$CE (3/3)	\$DC (5/2) <b>\$10 DE (6/3)</b> \$DE (5/2)	\$FC (6/3) \$10 FE (7/4) \$FE (6/3)	\$EC (5+/2+) \$10 EE (6+/3+) \$EE (5+/2+)		- * * 0 - - * * 0 -
LDX LDY	Load X Load Y		\$8E (3/3) \$10 8E (4/4)	\$9E (5/2) \$10 9E (6/3)	\$BE (6/3) \$10 BE (7/4)	\$AE (5+/2+) \$10 AE (6+/3+)		- * * 0 - - * * 0 -
LEAS LEAU	Load Effective Address into S Load Effective address into U					<b>\$32 (4+/2+)</b> \$33 (4+/2+)		
LEAY	Load Effective Address into X Load Effective Address into Y					\$30 (4+/2+) \$31 (4+/2+)		*
LSLA LSLB	Logical Shift Left A	\$48 (2/1) <b>\$58 (2/1)</b>		\$08 (6/2)	\$78 (7/3)	\$68 (6+/2+)		- * * * * - * * * *
LSEB LSR LSRA	Logical Shift Left B Logical Shift Right Logical Shift Right A	\$58 (2/1) \$44 (2/1)		\$04 (6/2)	\$74 (7/3)	\$64 (6+/2+)		- 0 * - * - 0 * - *
LSRB MUL	Logical Shift Right B  Multiply A*B – result in AB	\$54 (2/1) \$54 (1/1) \$3D (11/1)						- 0 * - * * - 9
NEG NEGA	Negate Negate A	\$40 (2/1)		\$00 (6/2)	\$70 (7/3)	\$60 (6+/2+)		8 * * * *
NEGB NOP	Negate B No Operation	\$50 (2/1) <b>\$12 2/1</b>	¢0A (2/2)	COA /4/01	CDA (E/O)	\$AA (4+/2+)		8 * * * *
ORA ORB ORCC	Or A Or B Or Condition Code		\$8A (2/2) \$CA (2/2) \$1A (3/2)	\$9A (4/2) \$DA (4/2)	\$BA (5/3) \$FA (5/3)	\$AA (4+/2+) \$EA (4+/2+)		- * * 0 - - * * 0 -
PSHS PSHU	Push onto S stack (PC U Y X DP B A CC) Push onto U stack (PC S Y X DP B A CC)		\$34 (3/2) \$36 (3/2)					
PULS PULU	Pull off S stack (PC U Y X DP B A CC) Pull off U stack (PC S Y X DP B A CC)		\$35 (3/2) \$37 (3/2)					
ROLA	Rotate Left through Carry Rotate Left through Carry A	\$49 (2/1)		\$09 (6/2)	\$79 (7/3)	\$69 (6+/2+)		- * * * *
ROLB ROR	Rotate Left through Carry B Rotate Right through Carry Rotate Right through Carry	\$59 (2/1) \$46 (2/1)		\$06 (6/2)	\$76 (7/3)	\$66 (6+/2+)		- * * * * - * * - *
RORA RORB RTI	Rotate Right through Carry A Rotate Right through Carry B Return from Interrupt	\$46 (2/1) \$56 (2/1) \$3B (6/15)						- * * - * - * * - *
RTS SBCA	Return From Subroutine Subtract with Carry from A	\$39 (5/1)	\$82 (2/2)	\$92 (4/2)	\$B2 (5/3)	\$A2 (4+/2+)		8 * * * *
SBCB SEX	Subtract with Carry from B Sign Extend B into AB	\$1D (2/1)	\$C2 (2/2)	\$D2 (4/2)	\$F2 (5/3)	\$E2 (4+/2+)		8 * * * *
STA STB	Store A Store B			\$97 (4/2) \$D7 (4/2)	\$B7 (5/3) <b>\$F7 (5/3)</b>	\$A7 (4+/2+) \$E7 (4+/2+)		- * * 0 - - * * 0 -
STS	Store AB Store S Store II			\$DD (5/2) \$10 DF (6/3) \$DE (5/2)	\$FD (6/3) \$10 FF (7/4) \$FF (6/3)	\$ED (5+/2+) \$10 EF (6+/3+) \$EF (5+/2+)		- * * 0 - - * * 0 - - * * 0 -
STU STX STY	Store U Store X Store Y			\$DF (5/2) <b>\$9F (5/2)</b> \$10 9F (6/3)	\$FF (6/3) \$BF (6/3) \$10 BF (7/4)	\$EF (5+/2+) \$AF (5+/2+) \$10 AF (6+/3+)		- * * 0 - - * * 0 -
SUBA SUBB	Subtract from A Subtract from B		\$80 (2/2) \$C0 (2/2)	\$90 (4/2) \$D0 (4/2)	\$B0 (5/3) \$F0 (5/3)	\$A0 (4+/2+) \$E0 (4+/2+)		8 * * * *
SUBD SWI	Subtract from AB Software Interrupt	\$3F (19/1)	\$83 (4/3)	\$93 (6/2)	\$B3 (7/3)	\$A3 (6+/2+)		- * * * *
SWI2 SWI3	Software Interrupt 2 Software Interrupt 3	\$10 3F (20/2) \$11 3F (20/2)						
SYNC TFR TST	Syncronise to Ext Event (wait for interrupt) Transfer Register to Register (X,Y,U,S,A,B,D,PC,CC) Test (Set flags)	\$13 (2/1)	\$1F (7/2)	\$0D (6/2)	\$7D (6/3)	\$6D (6+/2+)		 - * * 0 -
TSTA TSTB	Test A Test B	\$4D (2/1) \$5D (2/1)		ψ <b>υ</b> υ (θ/2)	\$1D (8/3)	\$6D (64/24)		- * * 0 - - * * 0 -
		(-, 1)						

6309	Manufact					1,	Deletion
Cmd	Meaning	Inherent	Immediate	Direct	Exteded	Indx/Indir	Relative EFHINZVC
DCD	Add Memory Word plus Carry with Accumulator D Add Source Register plus Carry to Destination Register		<b>\$18 09 (4/4-5)</b> \$10 31(3/4)	\$10 99 (3/5-7)	\$10 B9 (6-8)	\$10 A9 (6-7/3)	* * * *
DDE	Add Memory Byte to 8-Bit Accumulator E		\$11 8B (3/3)	\$11 9B (4-5/3)	\$11 BB (3+/5+)	\$11 AB (3+/5+)	*-**
ADDF	Add Memory Byte to 8-Bit Accumulator F		\$11 CB (3/3)	\$11DB (5/4)	\$11 FB (4/5-6)	\$11 EB (3+/5+)	* _ * * *
ADDW ADDR	Add Memory Word to 16-Bit Accumulator W Add Source Register to Destination Register		\$10 8B (4/4-5) \$10 30 (3 /4)	\$10 9B (3/5-7)	\$10 BB (4/6-8)	\$10 AB (3+/6+)	* * * * * * * *
AIM	Logical AND of Immediate Value with Memory Byte		\$10.30 (3.74)	\$02 (3/6)	\$72 (4/7)	\$62 (3+/7+)	* * 0 -
ANDD	Logically AND Memory Word with Accumulator D		\$10 84 (4/4-5)	\$10 94 (3/5-7)	\$10 B4 (4/6-8)	\$10 A4 (3+/6+)	**0 -
ANDR	Logically AND Source Register with Destination Register		\$10 34 (3/4)				**0-
ASLD ASRD	Arithmetic Shift Left of Accumulator D  Arithmetic Shift Right of Accumulator D	\$10 84 (2/2-3) \$10 3F (2/2-3)					* - * * - *
BAND	Logically AND Register Bit with Memory Bit	\$10.31 (2/2-3)		\$11 30 (4/6-7)			
BEOR	Exclusive-OR Register Bit with Memory Bit			\$11 34 (4/6-7)			
BIEOR	Exclusively-OR Register Bit with Inverted Memory Bit			\$11 35 (4/6-7)			
BIOR BITD	Logically OR Register Bit with Inverted Memory Bit Bit Test Accumulator D with Memory Word Value		\$10 85 (4/4-5)	<b>\$11 33 (4/6-7)</b> \$10 95 (3/5-7)	\$10 B5 (4/6-8)	\$10 A5 (3+/6+)	**0-
BITMD	Bit Test the MD Register with an Immediate Value		\$11 3C (3/4)	\$10 00 (0/0 1)	\$10 D0 (110 0)	ψ10710 (0×70×)	*
BOR	Logically OR Memory Bit with Register Bit			\$11 32 (4/6-7)			
CLRD	Load Zero into Accumulator		\$10 4F (2/2-3)				0100 0100
CLRE	Load Zero into Accumulator  Load Zero into Accumulator		\$11 4F (2/2-3) \$11 5F (2/2-3)				0100
CLRW	Load Zero into Accumulator		\$10 5F (2/2-3)				0100
CMPE	Compare Memory Byte from 8-Bit Accumulator		\$11 81 (3/3)	\$11 91 (3/4-5)	\$11 B1 (3/5-6)	\$11 A1 (3/4-5)	*-**
CMPF CMPW	Compare Memory Byte from 8-Bit Accumulator Compare Memory Word from 16-Bit Register		\$11 C1 (3/3) \$10 81 (4/4-5)	\$11 D1 (3/4-5) \$10 91 (3/5-7)	\$11 F1 (3/5-6) \$10 B1 (4/6-8)	\$11 E1 (3/4-5) \$10 A1 (3+/6+)	* _ * * * * *
CMPR	Compare Nemory Word from 18-Bit Register  Compare Source Register from Destination Register		\$10.81 (4/4-5)	ψ10 91 (3/3-1)	ψ10 D1 (4/0-0)	Ψ10 A1 (37/0+)	***
COMD	Complement Accumulator		\$10 43 (2/2-3)				**01
COME	Complement Accumulator		\$11 43 (2/2-3)				**01
COMF	Complement Accumulator Complement Accumulator		<b>\$11 53 (2/2-3)</b> \$10 43 (2/2-3)				**01 **01
DECD	Decrement Accumulator		\$10 45 (2/2-3)				**
DECE	Decrement Accumulator		\$11 4A (2/2-3)				* * * _
DECF	Decrement Accumulator		\$11 5A (2/2-3)				* * * _
DECW	Decrement Accumulator Signed Divide of Accumulator D by 8-bit value in Memory		\$10 4A (2/2-3) \$11 8D (3/25)	\$11 9D (3/26-27)	\$11 BD (4/27-28)	\$11 AD (3+/27+)	
DIVQ	Signed Divide of Accumulator Q by 16-bit value in Memory		\$11 8E (4/34)		\$11 BE (4/36-37)		* * * *
EIM	Exclusive-OR of Immediate Value with Memory Byte			\$05 (3/6)	\$65 (3+/7+)	\$75 (4/7)	**0 -
EORD EORR	Exclusively-OR Memory Word with Accumulator D  Exclusively-OR Source Register with Destination Register		\$10 88 (4/4-5) \$10 36 (3/4)	\$10 98 (3/5-7)	\$10 B8 (4/6-8)		**0-
NCD	Increment Accumulator		\$10 30 (3/4) \$10 4C (2/2-3)				* * * _
NCE	Increment Accumulator		\$11 4C (2/2-3)				***-
NCF	Increment Accumulator		\$11 5C (2/2-3)				* * * _
NCW LDE	Increment Accumulator Load Data into 8-Bit Accumulator		\$10 5C (2/2-3) \$11 86 (3/3)	\$11 96 (3/3)	\$11 B6 (3/3)	\$11 A6 (3/3)	* * 0 _
_DF	Load Data into 8-Bit Accumulator		\$11 C6 (3/3)	\$11 D6 (3/3)	\$11 F6 (3/3)	\$11 E6 (3/3)	**0-
_DW	Load Data into 16-Bit Register		\$10 86 (4/4)	\$10 96 (3/5-6)	\$10 B6 (4/6-7)	\$10 A6 (3+/6+)	* * 0 -
LDBT LDMD	Load Memory Bit into Register Bit Load an Immediate Value into the MD Register		\$11 3D (3/5)	\$11 36 (4/6-7)			
_DQ	Load 32-bit Data into Accumulator Q		\$CD (5/5)	\$10 DC (3/7-8)	\$10 FC (4/8-9)	\$10 EC (3+/8+)	**0-
LSLD	Logical Shift Left of Accumulator D	\$10 48 (2/2-3)	. ,	, ,	. ,	,	* * * *
LSRD	Logical Shift Right of 16-Bit Accumulator	\$10 44 (2/2-3)					0*-*
LSRW MULD	Logical Shift Right of 16-Bit Accumulator Signed Multiply of Accumulator D and Memory Word	\$10 54 (2/2-3)	\$11 8F (A/28)	\$11 9F (3/29-30)	\$11 RF (A/30_31)	\$11 AF (3+/30+)	0 * - * **
NEGD	Negation (Twos-Complement) of Accumulator	\$10 40 (2/2-3)	\$1101 (4/20)	\$1131 (3/23-30)	ψ11 D1 (4/30-31)	\$11 At (5.750.)	* * * *
MIC	Logical OR of Immediate Value with Memory Byte			\$01 (3/6)	\$71 (4/7)	\$61 (3+/7+)	* * 0 -
ORD	Logically OR Accumulator D with Word from Memory		\$10 8A (4/4-5)	\$10 9A (3/5-7)	\$10 BA (4/6-8)	\$10 AA (3+/6+)	**0-
ORR PSHSW	Logically OR Source Register with Destination Register Push Accumulator W onto the Hardware Stack	\$10 38 (2/6)	\$10 35 (3/4)				**0-
SHUW	Push Accumulator W onto the User Stack	\$10 3A (2/6)					
PULSW	Pull Accumulator W from the Hardware Stack	\$10 39 (2/6)					
PULUW	Pull Accumulator W from the User Stack	\$10 3B (2/6)					
ROLD ROLW	Rotate 16-Bit Accumulator Left through Carry  Rotate 16-Bit Accumulator Left through Carry	\$10 49 (2/2-3) \$10 59 (2/2-3)					* * * *
RORD	Rotate 16-Bit Accumulator Right through Carry	\$10 46 (2/2-3)					* * _ *
RORW	Rotate 16-Bit Accumulator Right through Carry	\$10 56 (2/2-3)					**-*
SBCD	Subtract Memory Word and Carry from Accumulator D		\$10 82 (4/4-5)	\$10 92 (3/5-7)	\$10 B2 (3+/6+)	\$10 A2 (3+/6+)	* * * *
SBCR	Subtract Source Register and Carry from Destination Register Sign Extend a 16-bit Value in W to a 32-bit Value in Q	\$14 (1/4)	\$10 33 (3/4)				* *
STE	Store 8-Bit Accumulator to Memory	÷ · · (1/-1)		\$11 97 (3/4-5)	\$11 B7 (4/5-6)	\$11 A7 (3+/5+)	**0-
STF	Store 8-Bit Accumulator to Memory			\$11 D7 (3/4-5)	\$11 F7 (4/5-6)	\$11 E7 (3+/5+)	**0-
STW STBT	Store 16-Bit Register to Memory Store value of a Register Bit into Memory			<b>\$10 97 3/5-6)</b> \$11 37 (4/7-8)	\$10 B7 (4/6-7)	\$10 A7 (3+/6+)	* * 0 -
STQ	Store Contents of Accumulator Q to Memory			\$11 37 (4/7-8) \$10 DD (3/7-8)	\$10 FD(4/8-9)	\$10 ED (3+/8+)	**0-
SUBE	Subtract from value in 8-Bit Accumulator		\$11 80 (3/3)	\$11 90 (3/4-5)	\$11 B0 (4/5-6)	\$11 A0 (4/5-6)	* _ * * *
SUBF	Subtract from value in 8-Bit Accumulator		\$11 C0 (3/3)	\$11 D0 (3/4-5)	\$11 F0 (4/5-6)	\$11 E0 (4/5-6)	* - * * * *
SUBW	Subtract from value in 16-Bit Accumulator Subtract Source Register from Destination Register		\$10 80 (4/4-5) \$10 32 (3/4)	\$10 90 (3/5-7)	\$10 B0 (4/6-8)	\$10 A0 (3+/6+)	* * * *
FM ++	Transfer Memory		\$10 32 (3/4) \$11 38 (3/9+)				
ГЕМ	Transfer Memory		\$11 39 (3/9+)				
	Transfer Memory		\$11 3A (3/9+)				
ΓFM +x			\$11 3B (3/9+)				
ΓFM +x ΓFM x+	Transfer Memory  Bit Test Immediate Value with Memory Byte		, , , , , ,	\$0B (3/6)	\$7B (4/7)	\$6B (3+/7+)	* * ^ _
ΓFM +x	Transfer Memory Bit Test Immediate Value with Memory Byte Test Value in Accumulator	\$10 4D (2/2-3)		\$0B (3/6)	\$7B (4/7)	\$6B (3+/7+)	**0 - **0 -
TFM +x TFM x+ TIM	Bit Test Immediate Value with Memory Byte	\$10 4D (2/2-3) \$11 4D (2/2-3) \$11 5D (2/2-3)	, , ,	\$0B (3/6)	\$7B (4/7)	\$6B (3+/7+)	

	F	V-II-I B	Fl
Description  ASCIL Adjust for Addition Treats AL as an unpacked binary coded decimal number	Example AAA	Valid Regs	Flags affected oszApC
, ,			o S Z a P c
• • • • • • • • • • • • • • • • • • • •	AAM		oszapc
ASCII Adjust for Subtraction. This treats AL as an unpacked binary coded decimal number	AAS		oszApC
Add src and the carry flag to dest.	ADC CX,1000h		OSZAPC
			OSZAPC
Clear the Carry Flag. C flag will be set to Zero.	CLC		C
Clear the Direction Flag. D flag will be set to Zero. This is used for 'String functions'.	CLD		D
· · · · · · · · · · · · · · · · · · ·			I
, , , ,			C OSZAPC
	,		OSZAPC
· · · · · · · · · · · · · · · · · · ·	CWD		
Decimal Adjust for Addition. This treats AL as a packed binary coded decimal number.	DAA		OSZAPC
Decimal Adjust for Subtraction. This treats AL as a packed binary coded decimal number.	DAS		OSZAPC
			0 S Z A P -
			o s z a p c
	,		
Divide Signed number AX or DX.AX by src. AL=AX / src (8 bit) or AX=DX.AX / src (16 bit)	IDIV CX		oszapc
Multiply Signed number AX or DX.AX by src. AX=AL*src (8 bit) or DX.AX=AX*src (16 bit)	IMUL CX		OszapC
Read in an 8 bit byte or 16 bit word into dest (either AX, AL or AH). Use DX for 16 bit port num	IN AX,F0h		
, , , , , , , , , , , , , , , , , , , ,			O S Z A P -
, , ,			
, , , ,	IRET		OSZAPC
Jump to 8 bit offset addr if condition cc is true.	JO ErrorHandle		
Jump to 8 bit offset addr if CX=0.	JCXZ NoLoop		
Jump to address addr.	JMP BX		
9 ,			
	· · · · · · · · · · · · · · · · · · ·		
· · · · · · · · · · · · · · · · · · ·			
	LOCK	AX,BX,OX,BX,GI,BI	
Load from DS:SI into AX or AL. This command can work in bytes or words.	LODSB		
Decrease CX and jump to label addr if CX is not zero.	LOOP LoopLabel		
, , , , , , , , , , , , , , , , , , ,	LOOPNZ LoopLabel		
20000000 Ort and jump to labor add in Ort to not 2010 and and 2010 mag to ook	LOOPZ LoopLabel		
Move a value from source src to destination dest.	MOV AX,BX		
	DED7 MOVER		
			OszapC
Negate dest (Twos Complement of the number).	NEG AL		
No Operation. This command has no effect on any registers or memory.	NOP		
Invert/Flip all the bits of dest.	NOT dest		
	· · · · · · · · · · · · · · · · · · ·		OSZaPC
, , , , , , , , , , , , , , , , , , , ,			
· · · · ·		AX, BX, CX, DX, SI, DI,	ODITSZAPC
Push a pair of bytes from 16 bit register reg onto the top of the stack.	PUSH AX		
Push a pair of bytes off the stack into the 16 bit Flags register.	PUSHF		
Rotate bits in Destination dest to the Left by count bits, with the carry flag acting as an extra bit.	RCL AX,1		0 C
Rotate bits in Destination dest to the Right by count bits, with the carry flag acting as an extra bit			0 C
Repeat string operation stringop while CX>0. Decrease CX after each iteration  Repeat string operation stringop while the Z flag is set and CX>0. Decrease CX each time	REP LODSW  REPZ CMPSB		
Repeat string operation stringop while the Z flag is not set and CX>0. Decrease CX each time	REPNZ CMPSB		
Return from a subroutine.	RET		
Rotate bits in Destination dest to the Left by count bits	ROL AX,1		0 C
			0 C - S Z A P C
Store AH to the Flags. This only transfers the main flags: SZ-A-P-C.  Shift the bits for Arithmetic in Destination dest to the Left by count bits.	SAL AX,1		0 C
Shift the bits for Arithmetic in Destination dest to the Right by count bits.	SAR AX,1		0 C
	SBB AL,BL		OSZAPC
Subtract src and the Borrow (carry flag) from dest.			
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP)	REPZ SCASB		OSZAPC
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits.	SHL AX,1		0 C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits.	SHL AX,1 SHR AX,1		0 C 0 C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits. Set the Carry Flag. C flag will be set to 1.	SHL AX,1 SHR AX,1 STC		0 C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits. Set the Carry Flag. C flag will be set to 1. Set the Direction Flag. D flag will be set to 1. This is used for 'String functions'.	SHL AX,1 SHR AX,1		0 C 0 C C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits. Set the Carry Flag. C flag will be set to 1.	SHL AX,1 SHR AX,1 STC STD		0 C 0 C C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits.  Set the Carry Flag. C flag will be set to 1. Set the Direction Flag. D flag will be set to 1. This is used for 'String functions'.  Set the Interrupt enable flag. I flag will be set to 1. This enables maskable interrupts.  Store AX or AL to ES:DI. This command can work in bytes or words.  Subtract src from dest.	SHL AX,1 SHR AX,1 STC STD STI REP STOSB SUB AX,BX		O C O C C D I O S Z A P C
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits.  Set the Carry Flag. C flag will be set to 1.  Set the Direction Flag. D flag will be set to 1. This is used for 'String functions'.  Set the Interrupt enable flag. I flag will be set to 1. This enables maskable interrupts.  Store AX or AL to ES:DI. This command can work in bytes or words.  Subtract src from dest.  Test dest, setting the flags in the same way a logical "AND src" would. Dest unchanged	SHL AX,1 SHR AX,1 STC STD STI REP STOSB SUB AX,BX TEST BX,64h		O C O C D C I
Scan ES:DI and compare to AX or AL. This command can work in bytes or words. (Like CMP) Shift the bits logically Left in destination dest by count bits. Shift the bits logically Right in destination dest by count bits.  Set the Carry Flag. C flag will be set to 1. Set the Direction Flag. D flag will be set to 1. This is used for 'String functions'.  Set the Interrupt enable flag. I flag will be set to 1. This enables maskable interrupts.  Store AX or AL to ES:DI. This command can work in bytes or words.  Subtract src from dest.	SHL AX,1 SHR AX,1 STC STD STI REP STOSB SUB AX,BX		O C O C C D I O S Z A P C
	Add src to dest.  Logical AND of bits in dest with Accumulator scr.  Call Subroutine at address dest.  Convert the 8 bit byte in AL into a 16 bit word in AX.  Clear the Direction Flag. D flag will be set to Zero.  Clear the Direction Flag. D flag will be set to Zero. This is used for 'String functions'.  Clear the Direction Flag. D flag will be set to Zero. This is used for 'String functions'.  Clear the Direction Flag. If C=1 it will now be 0. If it was 0 it will now be 1.  Compare the Styte or Word dest to src. This sets the flags the same as "SUB dest,src" would.  Compare DS:SI to ES:DI. This command can work in bytes or words. Sets flags like CMP  Convert the 16 bit word in AX into a 32 bit doubleword in DX AX. This 'Sign Extends' AX  Decimal Adjust for Subtraction. This treats AL as a packed binary coded decimal number.  Decimal Adjust for Subtraction. This treats AL as a packed binary coded decimal number.  Divide Unsigned number AX or DX.AX by src.  AL=AX / src (8 bit) or AX=DX.AX/src (16 bit)  This command is for working with multiple processors - it's not something you will need.  Stop the CPU until an interrupt occurs  Divide Signed number AX or DX.AX by src. AL=AX / src (8 bit) or DX.AX DX.AX / src (16 bit)  Multiply Signed number AX or DX.AX by src.  AL=AX / src (8 bit) or DX.AX-DX.AX / src (16 bit)  Read in an 8 bit byte or 16 bit word into dest (either AX, AL or AH). Use DX for 16 bit port num Increase Dest by one. This is faster than using ADD with a value of 1.  Causes software interrupt #. The flags are pushed onto the stack before call  INTO will cause Interrupt 4 if the Overflow flag (0) is set, otherwise it will have no effect.  Dump to 8 bit offset addr if condition cac is true.  Jump to 8 bit offset addr if condition cac is true.  Jump to 8 bit offset addr if condition cac is true.  Jump to 8 bit offset addr if condition cac is true.  Jump to 8 bit offset addr	ASCII Adjust for Division. AL =AL + (AH*10), AH=0.  ASCII Adjust for Subtraction. This treats AL as an unpacked binary coded decimal number  ASSI (aldjust for Subtraction. This treats AL as an unpacked binary coded decimal number  AG are and the carry flag to dest.  Add size of the carry flag to dest.  Add size of the carry flag to dest.  Add size of the carry flag to dest.  ADD CX.1000h  ADD CX.1000h  ADD CX.1000h  CALL 1000h  CALL 100h  CALL 1000h  CALL 1000h  CALL 1000h  CALL 10	ASCII Adjust for Univision. AL =AL =(AH =10), AH = 0.  ASCII Adjust for Subtraction. This treats AL as an unpacked binary coded decimal number Add sr and the carry flag to dest.  ADD CX,1000h Add sr to do est.  ADD CX,1000h Add sr to do est.  ADD CX,1000h Add sr to do est.  Call Subroutine at address dest.  Cal

Command	Details	Flags
JA / JNBE	Above / Not Below or Equal (For Unsigned Numbers)	C=0 AND Z=0
JBE / JNA	Below or Equal / Not Above (For Unsigned Numbers)	C=1 OR Z=1
JC JB / JNAE	Carry Below / Not Above or Equal (For Unsigned Numbers)	C=1
JE / JZ	Equal / zero	Z=1
JG / JNLE	Greater / Not Less than or Equal (For Signed Numbers)	((S XOR O) OR Z)=0

JGE / JNL	Greater or Equal / Not Less (For Signed Numbers)	(S XOR O)=0	
JLE / JNG	Less than or Equal / Not Greater (For Signed Numbers)	((S XOR O) OR Z)=1	
JL / JNGE	Less / Not Greater or Equal (For Signed Numbers)	(S XOR O)=1	
JNC JAE / JNB	No CarryAbove or Equal / Not Below (For Unsigned Numbers)	C=0	
JNE / JNZ	not Equal / not zero	Z=0	
JNO	Not overflow	O=0	
JNP / JPO	Not Parity / Parity Odd	P=0	
JNS	Not Signed (not negative)	S=0	
JO	overflow	O=1	
JP / JPE	Parity / Parity Equal (bits 0-7 only)	P=1	
JS	Signed (is positive)	S=1	

PDP-11										
							ode (Octa			
Mnemonic HALT	Function Stop	Notes	NZVC	0	E D C	B A 9	8 7 6	5 4 3	2 1 0	
WAIT	Stop until interrupt			0		0	0	0	1 1	
RESET	Reset all IO devices			0	0	0	0	0	5	
NOP	NoOp Set to Toro		0100	0	0	0	2	4	0	
CLR{B} dest INC{B} dest	Set to zero Add 1		0100	0		5 5	0 2	D D	D D	
DEC{B} dest	Sub 1		* * * -	0	0	5	3	D	D	
ADC{B} dest	Add with carry		* * * *	0	1	5	5	D	D	
SBC{B} dest	Subtract with Carry		****	0	0	5 5	6 7	D D	D D	
TST{B} dest NEG{B} dest	Set Condition Codes Negate		* * * *	0		5	4	D	D	
COM{B} dest	Ones compliment		* * 0 1	0		5	1	D	D	
ROR(B) dest	Rotate Right (through Carry)		* * * *	0	0	6	0	D	D	
ROL{B} dest ASR{B} dest	Rotate Left (through Carry) Arithmatic shift Right		* * * *	0	0	6	1 2	D D	D D	
ASL{B} dest	Arithmatic shift Left		* * * *	0	0	6	3	D	D	
SWAB SXT	Swap Bytes in a word		* * * 0	0	0	0 6	3	D D	D D	
MUL s,d	Sign Extend Multiply (if even registers 32 bit (r0+r1)	else 16 (r1)	-*0- **0*	0	7	0	7 R	S	S	mul r0,r2 ;R2.R3=R0*R2
DIV src,dest	Divide (dest reg must be even - r1=res		* * * *	0	7	1	R	S	s	,
ASH n,reg	Arithmatic shift (by n bits) (n Positive=F	Right Neg=Left	****	0	7	2	R	S	S	
ASHC n,reg XOR src,dest	Arithmatic shift combined (32 bit pair) Flip bits of dest with src		* * * *	0	7	3 4	R R	S S	S	div r0,r2 ;R2=R2.R3/R0 Rmdr in R3
MOV{B} src,dest	Move src to dest		0 -	В	1	S	S	D	D	div 10,12 ,112-112.110/110 1111110
ADD src,dest	Add src to dest			0	6	S	S	D	D	
SUB src,dest CMP{B} src,dest	Subtract s from d Compare (set flags like src-dest)			1 B	6 2	S S	S S	D D	D D	
BIS{B} src,dest	Bit Set (OR)			В	5	S	S	D	D	
BIC{B} src,dest	Bit Clear (for AND use with COM/ ^C to			В	4	s	S	D	D	
BIT{B} src,dest BR ofst	Bit Test (like AND but doesn't alter des Branch Always	t)		B 0	3	S 0	S 1 B B	D B	D B	
BNEofst	Branch Not Equal	Z=0		0	0	1	1 B B 0 B B	B B	B B	
BEQ ofst	Branch Equal	Z=1		0	o o	1	1 B B	В	В	
BPL ofst	Branch if plus	N=0		1	0	0	0 B B	В	В	
BMI ofst BVC ofst	Branch if minus Branch if Overflow Clear	N=1 V=0		1	0	0 2	1 B B 0 B B	B B	B B	
BVS ofst	Branch if Overflow Set	V=1		1	0	2	1 B B	В	B	
BHIS ofst	Branch if higher or same	C=0		1	0	3	<b>0</b> B B	В	В	
BCC ofst	Branch if carry clear	C=0 C=1		1	0	3	0 B B 1 B B	B B	B B	
BLO ofst BCS ofst	Branch if lower Branch if carry set	C=1		1	0	3	1 B B	B	B B	
BGE ofst	Branch if greater than or equal to	N xor V=0		0	o	2	0 B B	В	B	
BLT ofst	Branch if less than	N xor V=1		0	0	2	1 B B	В	В	
BGT ofst BLE ofst	Branch if greater than Branch on less than or equal to	not $(N \times V)=0$ not $(N \times V)=1$		0	0	3	0 B B 1 B B	B B	B B	
BHI ofst	Branch on higher than	C not Z =0		1	0	1	0 B B	В	B	
BLOS ofst	Branch on lower than or same as	C not Z = 1		1	0	1	1 B B	В	В	
JMP dest SOB	Jump Subtract 1 and branch			0	7	0 7	1 R	A N	A N	
JSR reg,Label	Jump to subroutine, setting reg to return	n address		0	ó	4	R	A	A	
RTS reg	Return from subroutine to address reg		m the stack		0	0	2	0	R	
RTI	Return from interrupt/trap	T> = 400		0	0	0	0 T	0 T	2 T	
TRAP BPT	Trap Breakpoint trap	T>=400		0	0	4	0	0	3	
IOT	I/O Trap			0	0	0	0	0	4	
EMT	Emulator Trap	T<=400		1	0	4	T	T	T	
RTT SPL	Return from trace trap Set priority level			0	0	0	0 2	0	6 N	
-	Clear Multiple			0	0	0	2	1 0 N		
CLC	Clear Carry flag	C=0		0	0	0	2	4	1	
CLV CLZ	Clear Overflow flag Clear Zero flag	V=0 Z=0		0	0	0	2 2	4	2 4	
CLN	Clear Negative flag	N=0		0	0	0	2	5	0	
ccc	Clear Condition codes	All=0		0	0	0	2	5	7	
- SEC	Set Multiple	C=1		0	0	0	2 2	1 1 N		
SEV	Set Carry flag Set Overflow flag	V=1		0	0	0	2	6	1 2	
SEZ	Set Zero flag	Z=1		0	0	0	2	6	4	
SEN SCC	Set Negative flag Set condition codes	N=1 All=1		0	0	0	2 2	7	0 7	
300	OUR CONTRIBUTION COUCS	All- I			4 2 1					
.ASCII	Ascii									
.ASCIZ	Ascii followed by zero byte Base address									
ALIGN ORG	Base address Base address									
.BYTE	Byte data									
.WORD	Word data									
.BLKW n .BLKB n	output n zero words output n zero bytes									
.END	end of source code									
INCLUDE	include another file					1	1	1		
CALL addr RETURN	Call subroutine – same as JSR PC,n Return from subroutine -same as RTS	PC								
MFPS r	Move from Processor status to register									
MTPS r	move to Processor Status from reg r									
{B}=Byte (0=word /	1 = Byte)									

TMS9900	, Meaning	Bytes	Fmt	LA=CVPX	Details	Example
A S,D	Add	A000	1	*****	Dotallo	A @>100,R2
AB S,D	Add Bytes	B000	1	* * * * * * _		7. 6. 100,1.2
C S,D	Compare	8000	1	* * *		
CB S,D	Compare Bytes	9000	1	* * * * -		CB R1,R2
<b>S</b> S,D	Subtract	6000	1	* * * * *		02 111,112
SB S,D	Subtract Bytes	7000	1	* * * * * * -		
soc	Set ones Corresponding (OR)	E000	1	* * *		
SOCB	Set ones Corresponding Bytes (OR)	F000	1	* * * * -		
SZC	Set Zeros Corresponding (Reverse AND)	4000	1	* * *		
SZCB	Set Zeros Corresponding Bytes (Reverse AND)	5000	1	* * * * -		
MOV S.D	Move	C000	1	* * *		
MOVB S,D	Move Bytes	D000	1	* * * * -		
COC S,D	Compare Ones Corresponding	2000	3	*	ones in S also in D?	COC R10,RII
CZC S,D	Compare Zeros Corresponding	2400	3	*		
XOR S,D	Flip Bits	2800	3	* * *		
MPY S,D	Multiply s*d – result in d,d+1	3800	9			MPY R2,R3
DIV Ss,D	Divide d,d+1 by s, result in d,d+1	3C00	9	*		DIV @>FEOO,R5
XOP A,n	Extend Operation	2800	9	222222	Load new settings from address at vector	AXOP @>FFOO,4
<b>B</b> R	Branch to register R / @addr	0440	6		R->PC	B *R2
BL A	Branch and Link address A	0680	6		PC→WR11, SA→PC	
BLWP	Branch and Load Workspace Pointer	0400	6		(A)→WP (A+2)→PC ST→R15, PC→R14	, WP→R13 (addr is 2 pntrs)
CLR D	Clear Operand	04C0	6			, ,
SETO	Set To Ones	0700	6			
INV D	Invert	0540	6	* * *		
NEG D	Negative	0500	6	* * * * *		
ABS D	Absolute Value	0740	6	* * * * *		
SWPB D	Swap Bytes	06C0	6			
INC D	Increment	0580	6	* * * * *		
INCT D	Increment by 2	05C0	6	* * * * *		
DEC D	Decrement	0600	6	* * * * *		
DECT D	Decrement by 2	0640	6	* * * * *		
<b>X</b> D	Execute	0480	6	222222		
LDCR S,B	Load Communication Register	3000	4	* * * 1 -	Transfer B bits from S	
STCR S,B	Store Communication Register	3400	4	* * * 1 -	Transfer B bits from S	
SBO n	Set CRU Bit to 1	1D00	Χ			SBO 4
SBZ n	Set CRU Bit to 0	1E00	Χ			
<b>TB</b> n	Test CRU Bit	1F00	Χ	*		
<b>JEQ</b> n	Jump Equal	1300	2		Jump to offset n	JEQ \$+4
JGT	Jump Greater Than (Signed)	1500	2			
JH	Jump High	1B00	2			
JHE	Jump Higher or Equal	1400	2			
JL	Jump Lower	1A00	2			
JLE	Jump Lower or Equal	1200	2			
JLT	Jump Less Than (Signed)	1100	2			
JMP	Jump	1000	2			JMP \$
JNC	Jump No Carry	1800	2			
JNE	Jump Not Equals	1600	2			
JNO	Jump No Overflow	1900	2			
JOC	Jump On Carry	1800	2			
JOP	Jump Odd Parity	1C00	2			OLA DI C
SLA D,B	Shift Left Arithmatic	0A00	5	* * * * *	Shift D by B bits (0=use R0)	SLA RI,O
SRA D,B	Shift Right Arithmatic	0800	5	* * * *	Shift D by B bits (0=use R0)	SRA RI,2
SRC D,B	Shift Right Circular	0B00	5	* * * *	Circular shift D by B bits (0=use R0)	SRC R5,4
SRL D,B	Shift Right Logical	0900	5	* * * * *		
AI D,nn	Add Immediate	0220	8	* * * * *	Add n to reg D	ALDO - EE
ANDI D,nn	And Immediate	0240	8	* * *		AI R2,>FF
CI D,nn	Compare Immediate	0280	8	* * *	Compare D to n	CI R2,>10E
LI D,nn	Load Immediate	0200	8			
ORI	Or Immediate	0260	8	* * *		LWDL>ECOO
LWPI A	Load Workspace Pointer Immediate	02E0	X		A→WP	LWPI >FCOO
LIMI	Load Interrupt Mask	0300	X			
STST	Store Status Register	02C0	X			CTWD D2
STWP	Store Workspace Pointer	02A0	X	* * * * * *		STWP R2
RTWP	Return from Context Switch	0380	X		R13→WP, R14→PC, R15→ST	
IDLE	Idle Poset	0340	7			
RSET	Reset Lagr Defined	0360	7			
CKON	User Defined	03C0	7			
CKON	User Defined	03A0 03E0	7 7			
LREX	User Defined					

M	IPS				
V	Instruction	Delay?	RISCV Example		FEDCBA9876543210FEDCBA9876543210
	LA dest,addr LB dest,addr	Load	LA	Load address Load byte	LUI\$at,>label ORIRd,\$at, <label< td=""></label<>
i	LBU dest,addr	R3000 Load R3000 Load	LB LBU	Load byte unsigned	100100sssstttt
	LH dest,addr	R3000 Load	LH	Load halfword	100001sssstttt  i  i  i  i  i  i
i	LHU dest,addr LW dest,addr	R3000 Load R3000 Load	LHU LW	Load halfword unsigned Load word	100101ssssstttt  iiiiiiiiiiiiiiiiiiiiiiiiiiiii
	LWL dest,addr	R3000		Load word left (can Load partial data from unword aligned data)	100010sssstttt  i  i  i   i   i
	LWR dest,addr LD dest,addr	R3000		Load word right (can Load partial data from unword aligned data)  Load double	1 0 0 1 1 0 s s s s s s t t t t t t i i i i i i i i
	ULH dest,addr				LB Rd,4(Rs) LBU \$at,3(Rs) SLL Rd,Rd,8 OR Rd,Rd,\$at
	ULHU dest,addr ULW dest,addr				LBU Rd,4(Rs) LBU \$at,3(Rs) SLL Rd,Rd,8 OR Rd,Rd,\$at LWL Rd, 6(Rs) LWR Rd,3(Rs)
	LI dest,expr		LI	Load Immediate	LUI \$at,>imm ORI Rd,\$at, <imm ori="" rt,\$0,imm<="" td=""></imm>
	LUI dest,expr SB source,addr	R3000 R3000	LUI SB	Load Upper Immediate 0xFFFF Store Byte	0 0 1 1 1 1 0 0 0 0 0 0 t t t t t   i i i i i i i i i i i i i i
	SD expr,dest	110000		Store Doubleword	
ı	SH expr,dest SWL expr,dest	R3000 R3000	SH	Store Halfword Store Word Left (can Store partial data from unword aligned data)	101001sssstttt
	SWR expr,dest	R3000		Store Word Right (can Store partial data from unword aligned data)	101110sssstttt iiiiiii iiiiiiii
ı	SW expr,dest USH dest,expr	R3000	SW	Store Word Unaligned Store Half Word	1 0 1 0 1 1 s s s s s t t t t t i i i i i i i i i i
	USW dest,expr			Unaligned Store Word	SWL Rd,6(Rs) SWR Rd,3(Rs)
R	ADD rd, rs, rt ADDI rt,rs,imm	R3000 R3000	ADD ADDI	Add (Signed) Add Immediate	0 0 0 0 0 0 0 s s s s s s t t t t t d d d d d d 0 0 0 0 0 1 0 0 0 0 0 0 0 0
i	ADDIU dest,src1,imm	R3000	ADDI	Add Immediate Unsigned	001001ssssstttt iiiiiiii iiiiiii
R R	ADDU dest,src1,src2 AND rd,rs,rt	R3000 R3000	AND		0 0 0 0 0 0 0 s s s s s t t t t t d d d d d 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0
1	ANDI dest,src1,imm	R3000 R3000	ANDI	And Immediate	001100ssssstttt  iiiiiiii
R R	DIV dest,src1,src2 DIVU dest,src1,src2	R3000	DIV		0 0 0 0 0 0 0 s s s s s t t t t t 0 0 0 0
R	XOR dest,src1,src2	R3000 R3000	SIVO	Exclusive OR	0 0 0 0 0 0 0 s s s s s s t t t t t d d d d d d 0 0 0 0 0 0 1 0 1 1 0
	XORI dest,src,imm MUL dest,src1,src2	R3000	MIII	Xor Immediate	001110sssstttt iiiiii
	MULO dest,src1,src2		MUL MULH	• • •	MULT Rs,Rt MFLO Rd  MULT Rs,Rt MFHI \$at MFLO Rd SRA Rd,Rd,31 BEQ \$at,Rd,ok BREAK \$0 ok:MFLO Rd
-	MULOU dest,src1,src2		MULHU	Multiply with Overflow Unsigned	MULTU Rs,Rt MFHI \$at BEQ \$at, \$0, ok ok: BREAK \$0 MFLO Rd
R R	NOR dest,src1,src2 OR dest,src1,src2	R3000 R3000	OR		0 0 0 0 0 0 0 s s s s s t t t t t d d d d d 0 0 0 0 0 1 0 0 1 1 1 0 0 0 0
I	ORI dest,src1,imm	R3000	ORI	OR Immediate	001101ss ssstttt iiiiiiii iiiiiii
	SEQ dest,src1,src2 SGT dest,src1,src2				BEQ Rt,Rs,yes ORI Rd,\$0,0 BRQ \$0,\$0,skip yes:ORI Rd,\$0,1 skip: SLT Rd, Rt, Rs
	SGE dest,src1,src2			Set Greater/Equal	BNE Rt,Rs,yes ORI Rd,\$0,1 BEQ \$0,\$0,skip yes:SLT Rd,Rt,Rs skip:
	SGEU dest,src1,src2 SGTU dest,src1,src2			Set Greater Unsigned	BNE Rt,Rs,yes ORI Rd,\$0,1 BEQ \$0,\$0,skip yes:SITU Rd,Rt,Rs skip: SLTU Rd, Rt, Rs
R	SLT dest,src1,src2 SLTI dest,src,imm	R3000 R3000			0 0 0 0 0 0 0 s s s s s s t t t t t d d d d d 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0
i	SLTIU dest,src,imm	R3000		Set on Less Than Immediate Unsigned	001011ss ssstttt iiiiiiii iiiiiii
	SLE dest,src1,src2 SLEU dest,src1,src2				BNE Rt,Rs,yes ORI Rd,\$0,1 BEQ \$0,\$0,skip yes:SLT Rd, Rs, Rt skip: BNE Rt,Rs,yes ORI Rd,\$0,1 BEQ \$0,\$0,skip yes:SLTU Rd,Rs,Rt skip:
R	SLTU dest,src1,src2	R3000		Set Less Unsigned	0 0 0 0 0 0 0 s s s s s t t t t t t d d d d d 0 0 0 0 0 1 0 1 0 1 0 1
R	SNE dest,src1,src2 SUB dest,src1,src2	R3000		Set Not Equal Subtract (With Overflow)	BRQ Rt,Rs,yes ORI Rd,\$0,1 BEQ \$0,\$0,\$kip yes:ORI Rd,\$0,0 skip:
R	SUBU dest,src1,src2	R3000		Subtract (Without Overflow)	0 0 0 0 0 0 0 s s s s s t t t t t d d d d d 0 0 0 0 0 1 0 0 0 1 1
	REM dest,src1,src2 REMU dest,src1,src2		REMU REMU		BNE Rt,\$0,8 BREAK \$0 DIV Rs,Rt MFHI Rd BNE Rt,\$0,ok BREAK \$0 ok: DIVU Rs,Rt MFHI Rd
	ROL dest,src1,src2 ROR dest,src1,src2			Rotate Left (Reg or imm) Rotate Right (Reg or imm)	SUBU \$41,\$0,Rt SRLV \$41,Rs,\$4t SLLV Rd,Rs,Rt OR Rd,Rd,\$a SRL \$41,Rs,32-sa SLL Rd,Rs,sa OR Rd,Rd,\$at SUBU \$41,\$0,Rt SLLV \$41,Rs,32-sa SRI Rd,Rs,sa OR Rd,Rd,\$at
	SRA dest,src1,imm	R3000	SRAI	Shift Right Arithmatic Immediate	000000000000tttt dddddiii ii000011
R	SRAV dest,src1,src2 SLL dest,src, imm	R3000 R3000	SRA SLLI		0 0 0 0 0 0 0 s s s s s t t t t t d d d d d 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0
R	SLLV dest,src1,src2	R3000	SLL	Shift Left Logical by Variable	000000ssssttttdddddd00000001000
R	SRL dest,src, imm SRLV dest,src1,src2	R3000 R3000	SRLI SRL	Shift Right Logical Immediate Shift Right Logical by Variable	0 0 0 0 0 0 0 0 0 0 0 0 t t t t t d d d d
	ABS dest,src NEG dest,src		NEG		ADDU Rd,\$0,Rs BGEZ Rs,1 SUB Rd,\$0,Rs SUB Rd,\$0,Rs
	NEGU dest,src			Negate (Unsigned)	SUBU Rd,\$0,Rs
	NOT dest,src MOVE dest,src		NOT MV		NOR Rd,Rs,\$0 ADDU Rd,\$0,Rs
R	MULT src1,src2	R3000		Multiply result in HI/LOW (leave 2 instructions before next Mult/Div)	0 0 0 0 0 0 0 s s s s s t t t t t   0 0 0 0 0 0 0 0 0 0 1 1 0 0 0
R	MULTU src1,src2  J addr	R3000 R3000	J	Jump	0 0 0 0 0 0 0 s s s s s t t t t t 0 0 0 0
J	JAL addr JALR return,reg	R3000 R3000	JAL JA:LR		0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
R	JR reg	R3000	JR	Jump to address in register	0 0 0 0 0 0 0 s s s s s s 0 0 0 0 0 0 0
I	BEQ src1, src2, label BGT src1, src2, label	R3000 Branch Branch			0 0 0 1 0 0 s s s s s t t t t t i i i i i i i i i i
	BGE src1, src2, label	Branch	BGE	Branch on Greater/Equal	SLT \$at, rs,rt BEQ \$at,\$0,Label
	BGEU src1, src2, label BGTU src1, src2, label	Branch Branch			SLTU \$at, rs,rt BEQ \$at,\$0,Label SLTU \$at,Rs,Rt BNE \$at,\$0,Label
	BLT src1, src2, label	Branch	BLT	Branch on Less than	SLT \$at,Rs,Rt BNE \$at,\$0,Label
	BLE src1, src2, label BLEU src1, src2, label	Branch Branch			SLT \$at, Rt,Rs BEQ \$at,\$0,Label SLTU \$at, Rt,Rs BEQ \$at,\$0,Label
,	BLTU src1, src2, label BNE src1, src2, label	Branch	BLTU	Branch on Less Unsigned	SLTU \$at,Rs,Rt BNE \$at,\$0,Label
	BEQZ src1, label	R3000 Branch	DNE	Branch on Equal to Zero	0 0 0 1 0 1 s s s s s t t t t t i i i i i i i i i i
1	BGEZ src1, label BGTZ src1, label	R3000			0 0 0 0 0 1 s s s s s s 0 0 0 0 1 i i i i i i i i i i i i i i i
	BGEZAL src1, label	R3000		Branch on Greater or equal to zero	000001ssss10001
1	BLTZAL src1, label BLEZ src1, label	R3000 R3000			000001ssss10000
	BLTZ src1, label	R3000		Branch on less than zero	000001ss sss00000 iiiiiiii
	BNEZ src1, label B label				BNE Rs,\$0,Label Bgez \$0,label
	BAL label			Branch and Link	0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 1 1 1 1
	BREAK breakcode RFE	R3000			000000111111111111111111111111111111111
-	SYSCALL		ecall	System Call	000000000000000000001100
R R	MFHI register MTHI register	R3000 R3000		Move to HI from Register	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R	MFLO register	R3000		Move from LOW to register	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 d d d d d d 0 0 0 0 0 0 1 0 0 1 0
K	LWCz dest,addr	R3000 R3000	LWC2 \$1,0(a0)	Load Word Coprocessor Z	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
P	SWCz source,addr MFCz dest-gpr,source	R3000 R3000	SWC2 \$1,0(a0) MFC2 a0,\$1	Store Word Coprocessor z Move from Coprocessor z	1 1 1 0 0 1 b b b b f f f f f i i i i i i i i i i i
K	MTCz src-gpr, destination	R3000	MTC2 a0,\$1	Move to Coprocessor z	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	CFCz dest-gpr, source COPz cofun	R3000 R3000	CFC2 a0,\$1 COP2 1	control from Coprocessor z Perform Coprocessor operation cofun on coprocessor z	
	CTCz src-gpr,destionation		CTC2 a0,\$1	move reg RT into control register RD of coprocessor z	
	NOP			No Operation	OR \$0,\$0,\$0
	BCzF label			Branch Coprocessor z false	
				Branch Coprocessor z true	
	BCzT label Cz expr	Store		Coprocessor z operation	

Ris	c-V								
		Instruction	MIPS		seudocode	F E D C B A 9 8 7 6 5 4			
U			LUI	Load Upper Immediate (Top 20 bits of rd) rd		Imm [31:1 Imm [31:1	-	rd	0010111
UJ		AUIPC rd,offset  JAL rd,offset	JAL	• •	← pc + offset ← pc + len(inst)··· pc ← pc + off	[20][10:1]	د] [11][19:12]	rd rd	0010111 1101111
I	RV32I	JALR rd,rs1,offset		•	$\leftarrow$ pc + len(inst)pc $\leftarrow$ pc + on $\leftarrow$ pc + len(inst)pc $\leftarrow$ (rs1+off) $\land$ -2	Imm [11:0]	Rs1 000		1100111
SB			BEQ		rs1 = rs2 then pc ← pc + offset	Imm [12][10:0] Rs2	Rs1 000		1100011
SB	RV32I	BGE rs1,rs2,offset	BGE	Branch Greater than Equal if r	rs1 ≥ rs2 then pc ← pc + offset	Imm [12][10:3] Rs2	Rs1 101	Im [11][4:1]	1100011
SB		BGEU rs1,rs2,offset			rs1 ≥ rs2 then pc ← pc + offset	Imm [12][10:5] Rs2	Rs1 111		1100011
SB		BLT rs1,rs2,offset	BLT		rs1 < rs2 then pc ← pc + offset	Imm [12][10:2] Rs2	Rs1 100		1100011
SB SB	RV32I RV32I		BNE		rs1 < rs2 then pc ← pc + offset	Imm [12][10:4] Rs2 Imm [12][10:1] Rs2	Rs1 110 Rs1 001		1100011 1100011
JD I	RV32I	BNE rs1,rs2,offset LB rd,offset(rs1)	LB	•	rs1 ≠ rs2 then pc ← pc + offset ← s8[rs1 + offset]	Imm [11:0]	Rs1 000		0000011
i	RV32I	LBU rd,offset(rs1)	LBU	•	← u8[rs1 + offset]	Imm [11:0]	Rs1 100		0000011
I	RV32I	LH rd,offset(rs1)	LH		← s16[rs1 + offset]	Imm [11:0]	Rs1 001	rd	0000011
I	RV32I	LHU rd,offset(rs1)	LHU	<u> </u>	← u16[rs1 + offset]	Imm [11:0]	Rs1 101		0000011
I		LW rd,offset(rs1)	LW		← s32[rs1 + offset]	Imm [11:0]	Rs1 010		0000011
S S	RV32I RV32I	SB rs2,offset(rs1) SH rs2,offset(rs1)	SB SH	•	·[rs1 + offset] ← rs2 6[rs1 + offset] ← rs2	Imm [11:5] Rs2 Imm [11:5] Rs2		Imm [4:0] Imm [4:0]	0100011 0100011
S		SW rs2,offset(rs1)	SW		2[rs1 + offset] ← rs2	Imm [11:5] Rs2		Imm [4:0]	0100011
Ī					← rs1 + sx(imm)	Imm [11:0]	Rs1 000		0010011
I	RV32I	ANDI rd,rs1,imm	ANDI	And Immediate rd	$\leftarrow$ ux(rs1) $\land$ ux(imm)	Imm [11:0]	Rs1 111	rd	0010011
I		ORI rd,rs1,imm			← ux(rs1) V ux(imm)	Imm [11:0]	Rs1 110		0010011
!					← sx(rs1) < sx(imm)	Imm [11:0]	Rs1 010		0010011
		SLTIU rd,rs1,imm XORI rd,rs1,imm		Set Less Than Immediate Unsigned (rd=1rd Xor Immediate rd	← ux(rs1) < ux(imm) ← ux(rs1) ⊕ ux(imm)	Imm [11:0] Imm [11:0]	Rs1 011 Rs1 100		0010011 0010011
r R	RV32I	SLLI rd,rs1,imm	XON		← ux(rs1) ≪ ux(imm)  ← ux(rs1) ≪ ux(imm)	0000000 shamt	Rs1 001		0010011
R					← ux(rs1) ≫ ux(imm)	0000000 shamt	Rs1 101		0010011
R					← sx(rs1) ≫ ux(imm)	0100000 shamt	Rs1 101		0010011
S		ADD rd,rs1,rs2	ADD		$\leftarrow sx(rs1) + sx(rs2)$	0000000 shamt	Rs1 000		0110011
S		AND rd,rs1,rs2			← ux(rs1) ∧ ux(rs2)	0000000 shamt	Rs1 111		0110011
S S		OR rd,rs1,rs2			← ux(rs1) V ux(rs2)	0000000 shamt	Rs1 110		0110011
S S		SUB rd,rs1,rs2 SLL rd,rs1,rs2	SLLV		← sx(rs1) - sx(rs2) ← ux(rs1) ≪ rs2	0100000 shamt 0000000 shamt	Rs1 000 Rs1 001		0110011 0110011
S		SLT rd,rs1,rs2	JLLV	_	← ux(rs1) ≪ rs2 ← sx(rs1) < sx(rs2)	0000000 shamt	Rs1 010		0110011
S		SLTU rd,rs1,rs2			← ux(rs1) < ux(rs2)	0000000 shamt	Rs1 011		0110011
S S			SRLV	Shift Right Logical rd	← ux(rs1) ≫ rs2	0000000 shamt	Rs1 101		0110011
S		SRA rd,rs1,rs2		-	← sx(rs1) » rs2	0100000 shamt	Rs1 101		0110011
S		XOR rd,rs1,rs2	XOR		← ux(rs1) ⊕ ux(rs2)	0000000 shamt	Rs1 100		0110011
1	RV32I RV32I	FENCE pred,succ		Fence Instruction		Fm Pred Suc	Rs1 000 Rs1 001		1110011 0001111
i	RV64I	LWU rd,offset(rs1)			← u32[rs1 + offset]	Imm [11:0]	Rs1 110		0000111
	RV64I	LD rd,offset(rs1)		<u> </u>	← u64[rs1 + offset]	Imm [11:0]	Rs1 011		0000011
	RV64I	SD rs2,offset(rs1)		Store Double u64	4[rs1 + offset] ← rs2	Imm [11:5] Rs2	Rs1 011	Imm [4:0]	0100011
	RV64I	SLLI rd,rs1,imm	SLL	<u> </u>	← ux(rs1) ≪ sx(imm)	000000 shamt	Rs1 001		0010011
	RV64I	SRLI rd,rs1,imm	SRL		← ux(rs1) ≫ sx(imm)	000000 shamt	Rs1 101		0010011
	RV64I	SRAI rd,rs1,imm	SRA		← sx(rs1) ≫ sx(imm)	010000 shamt	Rs1 101		0010011
	RV64I RV64I	ADDIW rd,rs1,imm SLLIW rd,rs1,imm			← s32(rs1) + imm ← s32(u32(rs1) ≪ imm)	Imm [11:0] 000000 shamt	Rs1 000 Rs1 001		0011011 0011011
	RV64I	SRLIW rd,rs1,imm		<u> </u>	← s32(u32(rs1) ≫ imm)	000000 shamt	Rs1 101		0011011
	RV64I	SRAIW rd,rs1,imm			← s32(rs1) ≫ imm	010000 shamt	Rs1 101		0011011
	RV64I	ADDW rd,rs1,rs2		Add Word rd	← s32(rs1) + s32(rs2)	000000 Rs2	Rs1 000	rd	0111011
	RV64I	SUBW rd,rs1,rs2			← s32(rs1) - s32(rs2)	010000 Rs2	Rs1 000		0111011
	RV64I	SLLW rd,rs1,rs2			← s32(u32(rs1) ≪ rs2)	000000 Rs2	Rs1 001		0111011
	RV64I RV64I	SRLW rd,rs1,rs2 SRAW rd,rs1,rs2		5 5	← s32(u32(rs1) » rs2) ← s32(rs1) » rs2	000000 Rs2 010000 Rs2	Rs1 101 Rs1 101		0111011 0111011
nn	RV32M	MUL rd,rs1,rs2	MUI T	_	← ux(rs1) × ux(rs2)	0000001 Rs2	Rs1 000		0110011
S	RV32M	MULH rd,rs1,rs2			← (sx(rs1) × sx(rs2)) » xlen	0000001 Rs2	Rs1 001		0110011
S	RV32M	MULHSU rd,rs1,rs2		Multiply High Signed*Unsigned Mix rd	$\leftarrow$ (sx(rs1) × ux(rs2)) $\gg$ xlen	0000001 Rs2	Rs1 010	Rd	0110011
S	RV32M	MULHU rd,rs1,rs2			$\leftarrow$ (ux(rs1) $\times$ ux(rs2)) $\gg$ xlen	0000001 Rs2	Rs1 011		0110011
S		DIV rd,rs1,rs2	DIV		$\leftarrow \text{sx}(\text{rs1}) \div \text{sx}(\text{rs2})$	0000001 Rs2	Rs1 100		0110011
S S		DIVU rd,rs1,rs2 REM rd,rs1,rs2	DIVU REM	S .	← ux(rs1) ÷ ux(rs2) ← sx(rs1) mod sx(rs2)	0000001 Rs2 0000001 Rs2	Rs1 101 Rs1 110		0110011 0110011
s S	RV32M	REMU rd,rs1,rs2			← ux(rs1) mod ux(rs2)  ← ux(rs1) mod ux(rs2)	0000001 Rs2	Rs1 111		0111011
S	RV64M	MULW rd,rs1,rs2	5		← u32(rs1) × u32(rs2)	0000001 Rs2	Rs1 000		0111011
S	RV64M	DIVW rd,rs1,rs2			← s32(rs1) ÷ s32(rs2)	0000001 Rs2	Rs1 100		0111011
S	RV64M	DIVUW rd,rs1,rs2			← u32(rs1) ÷ u32(rs2)	0000001 Rs2	Rs1 101		0111011
S	RV64M	REMW rd,rs1,rs2		_	← s32(rs1) mod s32(rs2)	0000001 Rs2	Rs1 110		0111011
S	RV64M Directive	REMUW rd,rs1,rs2			← u32(rs1) mod u32(rs2)	0000001 Rs2	Rs1 111	Rd	0111011
		.4byte		16-bit comma separated words (unaligned) 32-bit comma separated words (unaligned)					
	Directive			64-bit comma separated words (unaligned)					
	Directive	•		16-bit comma separated words (naturally alig	gned)				
				32-bit comma separated words (naturally alig					
				64-bit comma separated words (naturally alig	gned)				
		.byte		8-bit comma separated words 64-bit thread local word					
		.dtpreidword .dtpreiword		32-bit thread local word					
	Directive	.sleb128 expression		signed little endian base 128, DWARF					
	Directive	.uleb128 expression		unsigned little endian base 128, DWARF					
	Directive	.asciz "string"		emit string (alias for .string)					
				emit string					
		.incbin "filename"		emit the included file as a binary sequence of	or octets				
		inco de la la constante de la		zero bytes align to power of 2 (alias for .p2align)					
				byte align					
		.p2align p2,[pad_val=0],max		align to power of 2					
				emit symbol_name to symbol table (scope GL	LOBAL)				
	Directive	.local symbol_name		emit symbol_name to symbol table (scope LO	OCAL)				
		.equ name, value		constant definition					
		.text		emit .text section (if not present) and make of					
		.data .rodata		emit .data section (if not present) and make emit .rodata section (if not present) and make					
	Directive			emit .bss section (if not present) and make c					
				una proporto, una mano o					

.common sym_name,sz,al				
	n	emit common object to .bss section	55	
.section sect		emit section (if not present, default .te		
.option opt	,	RISC-V options	{rvc,norvc,pic,nopic,push,pop}	
.macro name arg1 [, argr	Ŋ	begin macro definition ¥argname to su	ıbstitute	
.endm		end macro definition		
.file "filename"		emit filename FILE LOCAL symbol tab	DIE	
.ident "string"		accepted for source compatibility		
.size symbol, symbol		accepted for source compatibility		
.type symbol, @function		accepted for source compatibility	1.0	
NOP		No operation	addi zero,zero,0	
⊔ rd, imm	LI	Load immediate	(several expansions) (LUA+ADDI)	
LA rd, symbol	LA MOVE	Load address	(several expansions)	
MV rd, rs1		Copy register	addi rd, rs, 0	
NOT rd, rs1	NOT NEG	One's complement Two's complement	xori rd, rs, -1	
NEG rd, rs1	NEG		sub rd, x0, rs	
NEGW rd, rs1 SEXT.W rd, rs1		Two's complement Word Sign extend Word	subw rd, x0, rs addiw rd. rs. 0	
SEQZ rd. rs1		Set if = zero	sltiu rd. rs. 1	
uedo SNEZ rd, rs1		Set if ≠ zero	sltu rd, rs, r sltu rd, x0, rs	
uedo SLTZ rd, rs1		Set if < zero	situ rd, xo, rs slt rd, rs, x0	
uedo SGTZ rd, rs1		Set if > zero	slt rd, x0, rs	
FMV.S frd, frs1		Single-precision move	fsgnj.s frd, frs, frs	
FAB.S frd. frs1		Single-precision absolute value	fsgnjx.s frd, frs, frs	
FNEG.S frd. frs1		Single-precision negate	fsgnjn.s frd, frs, frs	
FMV.D frd. frs1		Double-precision move	fsgnj.d frd, frs, frs	
FABS.D frd. frs1		Double-precision absolute value	fsgnjx.d frd, frs, frs	
FNEG.D frd, frs1		Double-precision negate	fsgnin.d frd. frs. frs	
uedo BEQZ rs1, offset		Branch if = zero	beg rs, x0, offset	
BNEZ rs1, offset		Branch if ≠ zero	bne rs, x0, offset	
BLEZ rs1, offset		Branch if ≤ zero	bge x0, rs, offset	
uedo BGEZ rs1, offset		Branch if ≥ zero	bge rs, x0, offset	
uedo BLTZ rs1, offset		Branch if < zero	blt rs, x0, offset	
uedo BGTZ rs1, offset		Branch if > zero	blt x0, rs, offset	
BGT rs, rt, offset		Branch if >	blt rt, rs, offset	
BLE rs, rt, offset		Branch if ≤	bge rt, rs, offset	
BGTU rs, rt, offset		Branch if >, unsigned	bltu rt, rs, offset	
BLEU rs, rt, offset		Branch if ≤, unsigned	bltu rt, rs, offset	
J offset	J	Jump	jal x0, offset	
JR offset	JR	Jump register	jal x1, offset	
nedo RET		Return from subroutine	jalr x0, x1, 0	

ARM		
Mnemonic	Description	Example
ADCccS Rn, Rm, Op2	Add With Carry.	ADC R0,R0,#4
ADDccS Rn, Rm, Op2	Add Op2 to Rm and store the result in Rn.	ADD R0,R0,#4
ANDccS Rn, Rm, Op2	Logically AND Op2 with Rm and store the result in Rn.	AND R0,R0,#4
Bcc Label	Branch to a relative Label.	BEQ ConditionalJump
BICccS Rn, Rm, Op2	Logically Bit Clear Op2 with Rm and store the result in Rn.	BIC R0,R0,#4
BLcc Label	Branch and Link to a relative subroutine Label.	BL TestSub
CMNcc Rn, Op2	Compare Negative Rn to Op2. set the flags like"ADDS Rn,Op2"	CMN R0,#4
CMPcc Rn, Op2	Compare Rn to Op2. set the flags, the same as "SUBS Rn,Op2"	CMP R0,#4
EORccS Rn, Rm, Op2	Logically Exclusive OR Op2 with Rm and store the result in Rn.	EOR R0,R0,#4
LDMccadm Rn!, {Regs}	Transfer range of registers {Regs} to address in Rn. Like POP	LDMFD sp!,{r0,r1,r2}
LDRcc Rn, Flex		
LDRccB Rn, Flex	Load register Rn from address Flex	LDR R0,NearLabel
LDRccH Rn, Off		
LDRccSH Rn, Off	Half Mard (16 hit) Cianad Mard (16 Dit) and Cianad Duta (9 Dit) load	I DDSD D0 (D1 # 255)
LDRccSB Rn, Off MLAccS Rn, Rm, Ro, Rp	HalfWord (16 bit), Signed Word (16 Bit) and Signed Byte (8 Bit) load 32 bit Multiplication and Add. Rn=(Rm*Ro)+ Rp	LDRSB R0,[R1,#-255] MLA R0,R1,R2,R3
MOVccS Rn, Op2	Move value in Op2 into Rn.	MOV R0,#0xFF
MRScc Rn,sr	Move sr (either CPSR or SPSR) to register Rn.	MRS R0,SPSR
MSRcc sr f,#	wide si (either CF3K of 3F3K) to register Kir.	WING NO, OF SIN
MSRcc sr_f,Rn	Move immediate # or register into flags f of sr (either CPSR or SPSR).	MSR CPSR F,#0
MULccS Rn, Rm, Ro	32 bit Multiplication. Rn=Rm*Ro.	MUL R0,R1,R2
MVNccS Rn, Op2	Move Not. Flip all the bits of Op2 and move result into Rn.	MVN R0,#0xFF
ORRccS Rn, Rm, Op2	Logically OR Op2 with Rm and store the result in Rn.	ORR R0,R0,#4
RSBccS Rn, Rm, Op2	Reverse Subtract. This performs the calculation Rn=Op2-Rm.	RSB R0,R0,#6
RSCccS Rn, Rm, Op2	Reverse Subtract with Carry. Rn=(Op2-Rm)-C .	RSC R0,R0,#6
SBCccS Rn, Rm, Op2	Reverse Subtract with Carry. Rn=(Op2-Rm)-C	SBC R0,R0,#6
STMccadm Rn!, {Regs}	Transfer range of registers {Regs} to the address in Rn. Like PUSH	STMFD sp!,{r0,r1,r2}
STRcc Rn, Flex		
STRccB Rn, Flex	Store register Rn to address Flex.	STR r0,[r1,r2,asl #2]
STRccH Rn, Off		
STRccSH Rn, Off STRccSB Rn, Off	Half Word (16 bit), Signed half Word (16 Bit) and Signed Byte (8 Bit) store	STRSB R0,[R1,#-255]
SUBccS Rn, Rm, Op2	Subtract. This performs the calculation Rn=Rm-Op2.	SUB R0,R0,#6
SWIcc #	Software Interrupt.	SWI 3
SWPccB Rn, Rm, [Ro]	Swap a register and memory. Rn=[Ro], [Ro]=Rm.	SWPB R0,R1,[R2]
TEQcc Rn, Rm, Op2	Test for bitwise Equality. Set the flags like "EOR Rn,Rm,Op2"	TEQ R0,R0,#6
TSTcc Rn, Rm, Op2	Test bits. Set the flags like "AND Rn,Rm,Op2"	TST R0,R0,#6
10100 Kii, Kiii, Op2	rest bits. Set the hage like AND Mi,Mi,Op2	101 110,110,π0

Abbreviation	Meaning	Flag
EQ	EQual	Z=1
NE	Not Equal	Z=0
CS	Carry Set	
HS	Higher or Same (Unsigned)	C=1
CC LO	Carry Clear LOwer (Unsigned)	C=0
MI	MInus (Negative)	N=1
PL	PLus (Positive)	N=0
VS	oVerflow Set	V=1
VC	oVerflow Clear	V=0
HI	HIgher (Unsigned)	C=1 and Z=0
LS	Lower or Same (Unsigned)	C=0 and Z=1
GE	Greater or Equal (Signed)	N=V
LT	Less Than (Signed)	N<>V
GT	Greater Than (Signed)	Z=0 and N=V
LE	Less than or Equal (Signed)	Z=1 or N<>V
AL	ALways	No condition

ARM Thumb				Th
Command LDR Rd,[Rn,#]	Detail Example LoaD Register (32 bit) LDR r3,[		code NZCV	ValidRegs R0-R7,#= 0 to 124 (Multiples of 4)
LDR Ru,[RII,#] LDRB Rd,[Rn,#]	LoaD Register (32 bit) LDRB r3	· · · ·		R0-R7,#= 0 to 124 (Multiples of 4) R0-R7,#= 0 to 31 (Multiples of 1)
L <b>DSB</b> Rd,[Rn,#]		r3,[r5,#2]		R0-R7,#= 0 to 31 (Multiples of 1)
LDRH Rd,[Rn,#]	LoaD Register (16 bit) LDRH r3	The state of the s		R0-R7,#= 0 to 62 (Multiples of 2)
<b>DSH</b> Rd,[Rn,#]		r3,[r5,#4]		R0-R7,#= 0 to 62 (Multiples of 2)
STR Rd,[Rn,#]	Store Register (32 Bit) STR r3,[			R0-R7,#= 0 to 124 (Multiples of 4)
TRB Rd,[Rn,#]	Store Register (8 Bit) STRB r3	· · · ·		R0-R7,#= 0 to 31 (Multiples of 1)
STRH Rd,[Rn,#]	Store Register (16 Bit) STRH r3			R0-R7,#= 0 to 62 (Multiples of 2)
OP {reglist}	Pop registers from the stack POP {r1			R0-R7,LR
PUSH {reglist}	Push registers on to the stack PUSH {r	1-r3,r5}		R0-R7,PC
DMIA Rn!,{reglist}	Load Multiple and increment after LDMIA F	R0!,{r1-r3,r5}		R0-R7
STMIA Rn!,{reglist}	Store Multiple and increment afte STMIA F	R0!,{r1-r3,r5}		R0-R7
<b>NDD</b> Rd,Rn,Rm	Add	Rd=Rn+Rm	NZCV	R0-R7
ADD Rd,Rn,#	Add	Rd=Rn+#	NZCV	R0-R7 #=0 to 7
ADD Rd,#	Add	Rd=Rd+#	NZCV	R0-R7 #=0 to 255
SUB Rd,Rn,Rm	Subtract	Rd=Rn-Rm	NZCV	R0-R7
SUB Rd,Rn,#	Subtract	Rd=Rn-#	NZCV	R0-R7 #=0 to 7
SUB Rd,#	Subtract	Rd=Rd-#	NZCV	R0-R7 #=0 to 255
NDD Rd,Rm	Add Low/High Regs (Can't both be low)	Rd=Rd+Rm	NZCV	R0-R15,SP
ADD SP,#	Add to Stack Pointer	SP=SP+#	NZCV	#0 to 508 (Multiple of 4)
SUB SP,#	Add immediate to SP/PC	SP=SP+#	NZCV	#0 to 508 (Multiple of 4)
ADD Rd,PC/SP,#	Add with corn	Rd=PC/SP+#	NZCV	R0-R7, Rp=PC/SP #=0 to 1020 (Multiples of 4)
ADC Rd,Rm	Add with carry	Rd=Rd+Rm+C	NZCV	R0-R7
BBC Rd,Rm	Subtract with carry	Rd=Rd-(Rm+C)	N Z C V N Z	R0-R7
MUL Rd,Rm	Multiply Logical AND	Rd=Rd*Rm Rd=Rd AND Rm	N Z N Z	R0-R7
AND Rd,Rm ORR Rd,Rm	Logical AND Logical OR	Rd=Rd AND RM Rd=Rd OR Rm	N Z N Z	R0-R7 R0-R7
OR Rd,Rm	Logical OR Logical Exclusive OR (XOR)	Rd=Rd OR Rm Rd=Rd EOR Rm	N Z N Z	R0-R7 R0-R7
BIC Rd,Rm	Logical Exclusive OR (XOR)  Logical Bit Clear	Rd=Rd EOR RM Rd=Rd AND (NOT Rm)	N Z N Z	R0-R7 R0-R7
ASR Rd,Rs	Arithmetic Shift Right Rs bits	Rd=Rd ASR Rs	NZC-	R0-R7
ASR Rd,#	Arithmetic Shift Right # bits	Rd=Rd ASR #	NZC-	R0-R7, #1 to 32
.SR Rd,Rs	Logical Shift Right Rs bits	Rd=Rd LSR Rs	NZC-	R0-R7
.SR Rd,#	Logical Shift Right # bits	Rd=Rd LSR #	NZC-	R0-R7, #1 to 32
.SL Rd,Rs	Logical Shift Left Rs bits	Rd=Rd LSL Rs	NZC-	R0-R7
.SL Rd,#	Logical Shift Left # bits	Rd=Rd LSL #	NZC-	R0-R7, #0 to 31
ROR Rd,Rs	Rotate Right Rs bits	Rd=Rd ROR Rs	NZC-	R0-R7
CMP Rn,Rm	Compare (Set flags like SUB)	Flags=Rn-Rm	NZCV	R0-R15
CMP Rn,#	Compare (Set flags like SUB)	Flags=Rn-#	NZCV	R0-R7, #0 to 255
CMN Rn,Rm	Compare Negative (Set flags like ADD)	Flags=Rn+Rm	NZCV	R0-R7
MOV Rd,#	Move Immediate	Rd=#	NZCV	R0-R7, #0 to 255
MOV Rd,Rm	Move	Rd=Rm	NZCV	R0-R15 (Flags unchanged R8+)
<b>MVN</b> Rd,Rm	Move Not (Flip bits of Rm)	Rd=NOT Rm	NZCV	R0-R7
NEG Rd,Rm	Negate	Rd=-Rm	NZCV	R0-R7
<b>FST</b> Rn,Rm	Test Masked (AND)	Flags= Rn AND Rm	N Z	R0-R7
3 label	Branch to label			Label= -2048 to +2048
BEQ label	Branch if Equal	Z=1		-252 to +258
BNE label	Branch if Not Equal	Z=0		-252 to +258
BCS label	Branch Carry Set	C=1		-252 to +258
BHS label	Branch if Garry Class	C=1		-252 to +258
BCC label	Branch if Lawrence Come (Uncirned)	C=0		-252 to +258
BLO label	Branch if Lower or Same (Unsigned)	C=0 N=1		-252 to +258
BMI label	Branch if Minus	N=1		-252 to +258
BPL label BVS label	Branch if Plus Branch if oVerflow Set	N=0 V=1		-252 to +258 -252 to +258
		V=1 V=0		
BVC label BHI label	Branch if oVerflow Clear Branch if Higher (Unsigned)	v=0 C=1 and Z=0		-252 to +258 -252 to +258
BLS label	Branch if Lower or Same (Unsigned)	C=0 or Z=1		-252 to +258
GE label	Branch if Greater or Equal (Signed)	N=V		-252 to +258
BLT label	Branch if Less than (Signed)	N<>V		-252 to +258
BGT label	Branch if Greater than (Signed)	Z=0 N=V		-252 to +258
BLE label	Branch if Less than or Equal (Signed)	Z=1 N<>V		-252 to +258
BL label	Branch and Link	PC=label R14/LR=Return Address		-4mb to +4mb
BX Rm	Branch and Exchange to Rm	PC=Rm	T=Bit0	R0-R15, -4mb to +4mb
SWI #	Software Interrupt			#=0 to 255
SKPT#	Breakpoint (enter debug mode)			#=0 to 255
ADR Rn,addr	Load address into Rn	ADD Rn,PC,#		#=0 to 1024
IOP	No operation	MOV R8,R8		
.DR Rd,[Rn,Rm]	LoaD Register (32 bit) LDR r3,[			R0-R7,#= 0 to 124 (Multiples of 4)
	LoaD Register (8 bit) LDRB r3			R0-R7,#= 0 to 31 (Multiples of 1)
	LoaD Register (Signed 8 bit) LDRSB			R0-R7,#= 0 to 31 (Multiples of 1)
DSB Rd,[Rn,Rm]		3,[r5,r0]		R0-R7,#= 0 to 62 (Multiples of 2)
.DSB Rd,[Rn,Rm] .DRH Rd,[Rn,Rm]	LoaD Register (16 bit) LDRH r3			R0-R7,#= 0 to 62 (Multiples of 2)
DSB Rd,[Rn,Rm] DRH Rd,[Rn,Rm] DSH Rd,[Rn,Rm]	LoaD Register (Signed 16 bit) LDRSH	r3,[r5,r0]		
.DSB Rd,[Rn,Rm] .DRH Rd,[Rn,Rm] .DSH Rd,[Rn,Rm] .TR Rd,[Rn,Rm]	LoaD Register (Signed 16 bit) LDRSH Store Register (32 Bit) STR r3,[	r5,r0]		R0-R7,#= 0 to 124 (Multiples of 4)
DSB Rd,[Rn,Rm] DRH Rd,[Rn,Rm] DSH Rd,[Rn,Rm] TR Rd,[Rn,Rm] TRB Rd,[Rn,Rm]	LoaD Register (Signed 16 bit)  Store Register (32 Bit)  Store Register (8 Bit)  STR 83,	r5,r0] ,[r5,r0]		R0-R7,#= 0 to 124 (Multiples of 4) R0-R7,#= 0 to 31 (Multiples of 1)
DSB Rd,[Rn,Rm] DRH Rd,[Rn,Rm] DSH Rd,[Rn,Rm] TR Rd,[Rn,Rm] TRB Rd,[Rn,Rm]	LoaD Register (Signed 16 bit) LDRSH Store Register (32 Bit) STR r3,[	r5,r0] ,[r5,r0]		R0-R7,#= 0 to 124 (Multiples of 4)
.DRB Rd.[Rn,Rm] .DSB Rd.[Rn,Rm] .DRH Rd.[Rn,Rm] .DSH Rd.[Rn,Rm] .STR Rd.[Rn,Rm] .STR Rd.[Rn,Rm] .STRB Rd.[Rn,Rm]	LoaD Register (Signed 16 bit)  Store Register (32 Bit)  Store Register (8 Bit)  Store Register (16 Bit)  STR r3,  STRB r3  STRH r3	r5,r0] l.[r5,r0] 3,[r5,r0]		R0-R7,#= 0 to 124 (Multiples of 4) R0-R7,#= 0 to 31 (Multiples of 1) R0-R7,#= 0 to 62 (Multiples of 2)
.DSB Rd.[Rn,Rm] .DRH Rd.[Rn,Rm] .DSH Rd.[Rn,Rm] .DSTR Rd.[Rn,Rm] .STR Rd.[Rn,Rm] .STRB Rd.[Rn,Rm] .STRH Rd.[Rn,Rm]	LoaD Register (Signed 16 bit)  Store Register (32 Bit)  Store Register (8 Bit)  Store Register (16 Bit)  STR r3,  STRB r3  STRH r3  LoaD Register PC relative (32 bit LDR r3,	r5,r0] k,[r5,r0] B,[r5,r0] pc,#4]		R0-R7,#= 0 to 124 (Multiples of 4) R0-R7,#= 0 to 31 (Multiples of 1) R0-R7,#= 0 to 62 (Multiples of 2) R0-R7,#= 0 to 124 (Multiples of 4)
.DSB Rd.[Rn,Rm] .DRH Rd.[Rn,Rm] .DSH Rd.[Rn,Rm] .TR Rd.[Rn,Rm] .TR Rd.[Rn,Rm] .TRB Rd.[Rn,Rm] .TRH Rd.[Rn,Rm]	LoaD Register (Signed 16 bit)  Store Register (32 Bit)  Store Register (8 Bit)  Store Register (16 Bit)  STR r3,  STRB r3  STRH r3	r5,r0] k,[r5,r0] B,[r5,r0] pc,#4] sp,#4]		R0-R7,#= 0 to 124 (Multiples of 4) R0-R7,#= 0 to 31 (Multiples of 1) R0-R7,#= 0 to 62 (Multiples of 2)

Command	Detail	Example	OP	Cycles	Opcode	Arch
ADCccS R0, R1, OP2	Add with Carry	ADC R0,R1,R2	R0 = R1+R2+C	1	0101	
ADDccS R0, R1, OP2	Add	ADD R0,R1,R2	R0 = R1+R2	1	0100	
ANDccS R0, R1, OP2	Bitwise AND	AND R0,R1,R2	R0 = R1 and R2	1	0000	
Bcc addr	Branch (JP)	B label	R15=addr	3		
BICccS R0, R1, OP2	Bit Clear		R0 = R1 and (CPL R2)	1	1110	
BLcc addr	Branch and Link (CALL)	BL label	R14=R15 R15=addr	3		
CDPcc #,e,Crd,Crn,Crm,e2 CDC	Return From Exception					2,5
CMNccP R1, OP2	Compare Negative (Set flags like ADD)		flags=R1+R2	1	1001	
CMPccP R1, OP2	Compare (Set flags like SUB)		flags=R1-R2	1	1010	
EORccS R0, R1, OP2	Exclusive OR (XOR)		R0 = R1 xor R2	1	0001	
LDCccLTN #,Crd,addr,L LDC2	Load Coprocessor					2,5
LDMccmm R0!,{R1,R2R3}	Load Multiple (POP)		Move R1,R2R3→(R0)	1+		
LDRccBT R0,addr,shft	LoaD Register (B=8 bit / T=access in user mode)		R0=(addr)	3+	psuedo	
LDRccH R0,addr,shft	LoaD Register (16 bit)		R0=(addr)	3+		4T+
LDRccSB R0,addr,shft	LoaD Register (8 bit signed)		R0=(addr)	3+		4
LDRccSH R0,addr,shft	LoaD Register (16 bit signed)		R0=(addr)	3+		4
MCRcc #,e,Rd,Crn,Crm,e2 MCR	2Move from registers to coprocessor					2,5,5Ed
MLAccS R0,R1,R2,R3	Multiply with Accumulate		R0=(R1*R2)+R3	16		2
MOVccS R0, R2, shft	Move		R0 = R2	1	1101	
MRCcc #,e,Rd,Crn,Crm,e2,MRC	Coprocessor Register transfer					2,5
MRScc R0,flags	Move from CPSR/SPSR to register MSR R0,CPS	R MRS R4, CPSR	=PSR			3
MSRcc fields,#n/R0	Move from register to CPSR	MSR CPSR, R4	PSR=Rm			3
MULccS R0, R1, R2	Multiply		R0=R1*R2	16		2
MVNccS R0, R2 ,shft	Move Not (Flip bits of R2)		R0 = -R2	1	1111	
ORRccS R0, R1, R2 ,shft	Inclusive Or		R0 = R1 or R2	1	1100	
RSBccS R0, R1, R2 ,shft	Reverse SuBtract		R0 = R2-R1	1	0011	
RSCccS R0, R1, R2 ,shft	Reverse Subtract with Carry		R0 = R2-R1+C-1	1	0111	
SBCccS R0, R1, R2 ,shft	Subtract with carry		R0 = R1-R2+C-1	1	0110	
STCccLTN #,Crd,addr,L STC2	Store to Coprosessor					2,5ExP
STMccmm R0,{R1,R2R3}!	Store Multiple (PUSH)		Restore (R0)-> R1,R2	2+		
STRccBT R0,(addr),shft	Store Register (32 Bit)		(addr)=R0	2+		
STRccH R0,(addr)	Store Register (16 bit)		(addr)=R0	2+ (H=4+)		4T+
SUBccS R0, R1, R2 ,shft	Subtract		R0 = R1-R2	1	0010	
SWIcc #n	Software Interrupt (RST)			3		
SWPccB r0,r1,[base]	Load r0 from [base],store r1 in [base]		Rd=Rn Rn=Rd			3
TEQccP R1, R2 ,shft	Test Inverted (EOR) (P=set flags)	teqp R4,#0	flags=R1 xor R2	1	1001	
TSTccP R1, R2 ,shft	Test Masked (AND) (P=set flags)		flags=R1 AND R2	1	1000	
ADRcc Rn,addr	Load relative address into register		R0=addr		psuedo	
ADRccL Rn,label	Load Long relative address into register				psuedo	
NOP	no operation				psuedo	
P - Alter Processor Flags	S - Set condition codes	cc - Condition Code		B - Byte		
<b>H</b> - 16 Bit <b>D</b> - 64 bit	T- Translation (User Privilages in Super mode)		_			

#### Arm 5+

ARM Complete

Command		Example	OP	Cycles	Opcode	Arch
BXJcc R0	Branch and change to Jazelle state					6
BKPT imm	Breakpoint					5
BLX addr,BLXcc R0	Branch , link and exchange					5Tb
BXcc R0	Branch and exchange		R15=Rn Tbit=Rn[0]			5tb
CLZcc R0, R1	Count Leading Zeros					5
CPSeeff #n	Change Processor state					6
CPYcc R0, R1	Copy one register to another		R0=R1			6
LDRccD R0,addr	LoaD Register (64 bit)		R0=(addr),R1=(addr+4)	3+		5TE
LDREXcc R0,R1	LoaD Register and set memory exclusive		R0=(R1)	3+		6
MAR	Mover from registers to 40 bit acc					Xscale
MCRRcc #,e,Rd,Rn,Crn,Crm,e2 I	Move from 2 registers to coprocessor					5TE,6
MIA,MIAPH,MIAxy	Multiply with internal 40 bit accumulate					Xscale
MRA	Multiply from 40 bit accumulator to registers					Xscale
MRRCcc #,e,Rd,Rn,Crm, MRC2	Move from coprocessor to 2 regs					5E
PKHBTcc R0, R1, R2 ,shft	Pack Halfword Bottom/Top (L from R1 / H from R2)		R0=R2H+R1L			6
PKHTBcc R0, R1, R2 ,shft	Pack Halfword Top/Bottom (H from R1 / L from R2)		R0=R1H+R2L			6
PLD mode	Cache Preload					5E
QADDcc R0, R1, R2	Saturating Arithmatic					5Exp
QADD16cc R0, R1, R2	Saturating Arithmatic (16 bit)					6
QADD8cc R0, R1, R2	Saturating Arithmatic (8 bit)					6
QADDSUBXcc R0, R1, R2	Saturating Add and Subtract with Exchange					6
QDADDcc R0, R1, R2	Saturating Double and Add					5TE
QDSUBcc R0, R1, R2	Saturating Double and Subtract					5TE
QSUBcc R0, R1, R2	Saturating Subtract					5TE
QSUB16cc R0, R1, R2	Saturating Subtract (16 bit)					6
QSUB8cc R0, R1, R2	Saturating Subtract (8 bit)					6
QSUBADDXcc R0, R1, R2	Saturating Add and Subtract with Exchange					6
REVcc R0, R1	reverses the byte order in a 32-bit register.					6
<b>REV16cc</b> R0, R1	reverses the byte order in a 16-bit register.					6
REVSHcc R0, R1	reverses the byte order in a 16-bit register, and sign e	extend				6
RFE <mode> R0!</mode>	Return From Exception					6
SADD16cc R0, R1, R2	Signed Add two 16 bit numbers					6
SADD8cc R0, R1, R2	Signed Add four 8-bit signed integer additions					6
SADDSUBXcc R0, R1, R2	Signed 16-bit Add and Subtract with Exchange					6
<b>SEL</b> cc R0, R1, R2	Select bytes from R1/R2 based on GE flags					6

SHADD16cc R0, R1, R2 SHADD8cc R0, R1, R2 SHADDSUBXcc R0, R1, R2 SHSUB16cc R0, R1, R2 SHSUB8cc R0, R1, R2	Signed Halving Add (16 bit) Signed Halving Add (8 bit)				6
<b>SHADDSUBX</b> CC R0, R1, R2 <b>SHSUB16</b> CC R0, R1, R2	Signed Halving Add (8 bit)				
SHSUB16cc R0, R1, R2					6
	Signed Halving Add and Subtract with Exchange (16	bit)			6
SHSUB8cc R0, R1, R2	Signed Halving Subtract (16 bit)				6
	Signed Halving Subtract (8 bit)				6
SHSUBADDXcc R0, R1, R2	Signed Halving Subtract and Add with Exchange (16	bit)			6
SMLALxycc R0L, R1H, R2,R3	Signed Multiply-accumulate Long				5TE
SMLAxycc	Signed Multiply-accumulate				5TE
SMLADXcc	Signed Multiply-accumulate Dual				6
SMLALccS R0L, R1H, R2,R3	Signed Multiply-accumulate Long				6
SMLAWycc	Signed Multiply-accumulate Word B and T				5ExP
SMLSDXcc R0, R1, R2,R3	Signed Multiply Subtract accumulate Dual				6
SMLSLDXcc R0, R1, R2,R3	Signed Multiply Subtract accumulate LongDual				6
SMMLARcc R0, R1, R2,R3	Signed Most significant word Multiply Accumulate				6
SMMLSRcc R0, R1, R2,R3	Signed Most significant word Multiply Subtract				6
SMULLRcc R0, R1, R2	Signed Multiply (R=Round)				6
SMUADXcc R0, R1, R2	Signed Dual Multiply Add				6
SMULXYcc R0, R1, R2	Signed Multiply BB, BT, TB, or TT				ARMv5TE
SMULLcc R0L, R1H, R2,R3	Signed Multiply Long				ARMv5TE
SMULWYcc R0, R1, R2	Signed Multiply Word B and T				ARMv5TE
SMUSDXcc R0, R1, R2	Signed Dual Multiply Subtract				6
SRS <mode> #mode!</mode>	Store Return State				6
SSAT16cc R0,#n, R1,shft	Signed Saturate (16 bit)				6
SSATcc R0,#n, R1,shft	Signed Saturate				6
SSUB16cc R0, R1, R2	Signed Subtract (16 bit)				6
SSUB8cc R0, R1, R2	Signed Subtract (8 bit)				6
SSUBADDXcc R0, R1, R2	Signed Subtract and Add with Exchange (16 bit)				6
STRccD R0,(addr)	Store Register (64 bit)		(addr)=R0,(addr+4)=R1	2+	ARMv5TE
STREXCC R0,R1,R2	Store Register Exclusive		(dddi) 1to,(dddi 1) 1ti		6
SXTABcc R0,R1,R2,shft	Extract an 8 bit value, and sign extend				6
SXTAB16cc R0,R1,R2,shft	Extract two 8 bit value, and sign extend to 16 bits				6
SXTAHcc R0,R1,R2,shft	Extract a 16 bit value, and sign extend				6
SXTBcc R0,R1,shft	Take a 8-bit value from a register and sign extends it	to 32 hits			6
SXTB16cc R0,R1,shft	Take two 8-bit value from a register and sign extends it				6
SXTHcc R0,R1,shft	Take two 16-bit value from a register and sign extends				6
UADD16cc R0,R1,R2	Unsigned Add (16 bit)	10 02 DI13			6
UADD8cc R0,R1,R2	Unsigned Add (8 bit)				6
UADDSUBXcc R0,R1,R2	Unsigned Add and Subtract with Exchange				6
UHADD16cc R0,R1,R2	Unsigned Halving Add (16 bit)				6
UHADD8cc R0,R1,R2	Unsigned Halving Add (10 bit)				6
UHSUB16cc R0,R1,R2	Unsigned Halving Subtract (16 bit)				6
UHSUB8cc R0,R1,R2	Unsigned Halving Subtract (10 bit)				6
USUBADDXcc R0,R1,R2	Unsigned Subtract and Add with Exchange				6
UMAALccS ROL, R1H, R2,R3	Unsigned Multiply Accumulate Long				6
UMULLCCS ROL, R1H, R2,R3	Unsigned Multiply Long				6
UQADD16cc R0,R1,R2	Unsigned Saturating Add (16 bit)				6
	Unsigned Saturating Add (16 bit)				6
UQADD8cc R0,R1,R2 UQADDSUBXcc R0,R1,R2	Unsigned Saturating Add (8 bit)  Unsigned Saturating Add and Subtract with Exchange				6
	Unsigned Saturating Add and Subtract with Exchange Unsigned Saturating Subtract (16 bit)				6
UQSUB16cc R0,R1,R2	Unsigned Saturating Subtract (16 bit)				6
UQSUB8cc R0,R1,R2	0 0				6
UQSUBADDXcc R0,R1,R2	Unsigned Saturating Subtract and Add with Exchange				
USAD8cc R0,R1,R2	Unsigned Sum of Absolute Differences	4-			6
USADA8cc R0,R1,R2,R3	Unsigned Sum of Absolute Differences and Accumula	ite			6
USATcc R0,#n, R1,shft	Unsigned Saturate				6
USAT16cc R0,#n, R1,shft	Unsigned Saturate (16 bit)				6
USUB16cc R0,R1,R2	Unsigned Subtract (16 bit)				6
USUB8cc R0,R1,R2	Unsigned Subtract (8 bit)				6
USUBADDXcc R0,R1,R2	Unsigned Subtract and Add with Exchange				6
UXTABCC R0,R1,R2,shft	Extract an 8 bit value and Zero extend				6
UXTAB16cc R0,R1,R2,shft	Extract two 8 bit values and Zero extend				6
UXTAHcc R0,R1,R2,shft	Extract an 16 bit value and Zero extend				6
UXTBcc R0,R1,shft	Extract an 8 bit value and Zero extend				6
UXTB16cc R0,R1,shft	Extract two 8 bit values and Zero extend				6
UXTHcc R0,R1,shft	Extract a 16 bit value and Zero Extend				6
B. Alter Breeze	0. 0.4 4/4/ 4	and the second s		D D 4	
P - Alter Processor Flags H - 16 Bit D - 64 bit	S – Set condition codes T- Translation (User Privilages in Super mode)	cc - Condition Code		B – Byte	

Power PC		
Opcode addi rd,ra,simm	Integer Arithmetic Instructions Add Immediate	Details  The sum (rAID) + SIMM is placed into register rD.
addis rd,ra,simm	Add Immediate Shifted	The sum (rAID) + (SIMM II x '0000') is placed into register rD.
add rD,rA,rB add. rD,rA,rB	Add Add with CR Update.	The sum (rA) + (rB) is placed into register rD.  The dot suffix enables the update of the condition register.
addo rD,rA,rB	Add with Overflow Enabled.	The o suffix enables the overflow bit (OV) in the XER.
addo. rD,rA,rB subf rD,rA,rB	Add with Overflow and CR Update. Subtract from	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.  The sum (rA) + (rB) + 1 is placed into rD
subf. rD,rA,rB	Subtract from with CR Update.	The dot suffix enables the update of the condition register.
subfo rD,rA,rB subfo. rD,rA,rB	Subtract from with Overflow Enabled. Subtract from with Overflow and CR Update	The o suffix enables the overflow. The o suffix enables the overflow bit (OV) in the XER.  The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
addic rD,rA,SIMM	Add Immediate Carrying	The sum (rA) + SIMM is placed into register rD.
addic. rD,rA,SIMM subflc rD,rA,SIMM	Add Immediate Carrying and Record Subtract from Immediate Carrying	The sum (rA) + SIMM is placed into rD. The condition register is Immediate updated.  The sum (rA) + SIMM + 1 is placed into register rD.
addc rD,rA,rB	Add Carrying	The sum (rA) + (rB) is placed into register rD.
addc. rD,rA,rB addco rD,rA,rB	Add Carrying with CR Update. Add Carrying with Overflow Enabled.	The dot suffix enables the update of the condition register.  The o suffix enables the overflow bit (OV) in the XER.
addco. rD,rA,rB	Add Carrying with Overflow and CR Update.	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
subfc rD,rA,rB subfc. rD,rA,rB	Subtract from Carrying Subtract from Carrying with CR Update.	The sum -, (rA) + (rB) + 1 is placed into register rD.  The dot suffix enables the update of the condition register.
subfco rD,rA,rB	Subtract from Carrying with Overflow.	The o suffix enables the overflow bit (OV) in the XER.
subfco. rD,rA,rB adde rD,rA,rB	Subtract from Carrying with Overflow and CR Update.  Add Extended	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.  The sum (rA) + (rB) + XER(CA) is placed into register rD.
adde. rD,rA,rB	Add Extended with CR Update.	The dot suffix enables the update of the condition register.
addeo rD,rA,rB addeo. rD,rA,rB	Add Extended with Overflow.  Add Extended with Overflow and CR Update.	The o suffix enables the overflow bit (OV) in the XER.  The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
subfe rD,rA,rB	Subtract from Extended	The sum -,(rA) + (rB) + XER(CA) is placed into register rD.
subfe. rD,rA,rB subfeo rD,rA,rB	Subtract from Extended with CR Update. Subtract from Extended with Overflow.	The dot suffix enables the update of the condition register. The o suffix enables the overflow bit (OV) in the XER.
subfeo. rD,rA,rB	Subtract from Extended with Overflow and CR Update.	The o. suffix enables the update of the condition register and enables the overflow (OV) bit in the XER.
addme rD,rA addme. rD,rA	Add to Minus One Extended Add to Minus One Extended with CR Update.	The sum (rA) + XER(CA) + x'FFFFFFF' is placed into register rD.  The dot suffix enables the update of the condition register.
addmeo rD,rA	Add to Minus One Extended with Overflow.	The o suffix enables the overflow bit (OV) in the XER.
addmeo. rD,rA subfme rD,rA	Add to Minus One Extended with Overflow and CR Update.  Subtract from Minus One Extended	The o. suffix enables the update of the condition register and enables the overflow (OV) bit in the XER.  The sum, (rA) + XER(CA) + x*FFFFFFFF is placed into register rD.
subfme. rD,rA	Subtract from Minus One Extended with CR Update.	The dot suffix enables the update of the condition register.
subfmeo rD,rA subfmeo. rD,rA	Subtract from Minus One Extended with Overflow.  Subtract from Minus One Extended with Overflw & CR updt.	The o suffix enables the overflow bit (OV) in the XER.  The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
addze rD,rA	Add to Zero Extended	The sum (rA) + XER(CA) is placed into register rD.
addze. rD,rA addzeo rD,rA	Add to Zero Extended with CR Update. Add to Zero Extended with Overflow.	The dot suffix enables the update of the condition register. The o suffix enables the overflow bit (OV) in the XER.
addzeo. rD,rA	Add to Zero Extended with Overflow and CR Update.	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
subfze rD,rA subfze. rD,rA	Subtract from Zero Extended Subtract from Zero Extended with CR Update.	The sum, (rA) + XER(CA) is placed into register rD.  The dot suffix enables the update of the condition register.
subfzeo rD,rA	Subtract from Zero Extended with Overflow.	The 0 suffix enables the overflow bit (OV) in the XER.
subfzeo. rD,rA neg rD,rA	Subtract from Zero Extended with Overflow and CR Update.  Negate	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.  The sum, (rA) + 1 is placed into register rD.
neg. rD,rA	Negate with CR Update.	The dot suffix enables the update of the condition register.
nego rD,rA nego. rD,rA	Negate with Overflow.  Negate with Overflow and CR Update.	The o suffix enables the overflow bit (OV) in the XER.  The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
mulli rD,rA,SIMM	Multiply Low Immediate	The low-order 32 bits of the 48-bit product (A)*SIMM are placed into register rD. The low-order 32 bits of the product are the cornect 32-bit product. The low-order bits are independent of whether the operands are treated as signed or unsigned integers. However, XER(OV) is set based on the result interpreted as a signed integer. The high-order bits are lost. This instruction can be used with multiwato calculate a full 64-bit product.
mullw rD,rA,rB	Multiply Low	over up routine.  The low-order 22 bits of the 64-bit product (rA) "(rB) are placed into Low register rD. The low-order 32 bits of the product are the correct 32-bit product. The low-order bits are independent of whether the operands are treated as agreed or unsigned integers. However, XER(OV) is set based on the result interpreted as a signed friend, are low to the result interpreted as a signed or unsigned integer. The result is required to the result interpreted as a signed integer.  The high-order bits are bett. This instruction can be used with multiwato calculated as a life 4-bit product. Some implementations may execute faster if rB contains the operand having the smaller absolute value.
mullw. rD,rA,rB	Multiply Low with CR Update.	The high-order bits are lost. This instruction can be used with multiwoto calculate a full 64-bit product. Some implementations may execute faster if rB contains the operand having the smaller absolute value.  The dot suffix enables the update of the condition register.
mullwo rD,rA,rB	Multiply Low with Overflow	The o suffix enables the overflow bit (OV) in the XER.  The operation and beginning the undertensity of the condition register and enables the quartery bit (OV) in the XER.
mullwo. rD,rA,rB mulhw rD,rA,rB	Multiply Low with Overflow and CR Update.  Multiply High Word	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.  The contents of A and B are interpreted as 32-bit signed integers. The Ab-th product is formed. The high-order 32 bits of the 64-bit product are placed into Rd. Both operands and the product are interpreted as signed integers. This instruction may exceed feater if 8 contains the operand horiging the smaller aboutle value.
mulhw. rD,rA,rB	Multiply High Word with CR Update.	The dot suffix enables the update of the condition register.  The contents of rA and of rB are extracted and interpreted as 32-bit unsigned integers. The 64-bit product is formed. The high-order 32 Unsigned bits of the 64-bit product are placed into rD.
mulhwu rD,rA,rB	Multiply High Word Unsigned	Both operands and the product are interpreted as unsigned integers. This instruction may execute faster if rB contains the operand having the smaller absolute value.
mulhwu. rD,rA,rB divw rD.rA.rB	Multiply High Word Unsigned with CR Update.  Divide Word	The dot suffix enables the update of the condition register.  The dividend is the signed value of (rA). The divisor is the signed value of (rB). The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into rD. The remainder is not supplied as a
		result.Both operands are interpreted as signed integers. The quotient is the unique signed integer that satisfies the following: dividend = (quotient times divisor) + rewards the properties of
		the contents of register rD are undefined, as are the contents of the LT, GT, and EQ bits of the condition register field CRO if the instruction has condition register updating enabled. In these cases, if instruction overflow is enabled, then XERIOVI is set. The 32-bit is longer remainder of dividing (rA) by (rB) can be compounded as follows, except in the case that (rA) = 2.31 and (rB) = -1:
		dww 10.4.18 (D = quotient mull 10.10,18 ft) = quotient divisor subt (10.10,14 D = remainder
divw. rD,rA,rB divwo rD.rA.rB	Divide Word with CR Update. Divide Word with Overflow.	The dot suffix enables the update of the condition register. The o suffix enables the overflow bit (OV) in the XER.
divwo. rD,rA,rB	Divide Word with Overflow and CR Update.	The or suffix enables the undate of the condition register and enables the overflow bit (OV) in the XFR
divwu rD,rA,r8	Divide Word Unsigned	The divided at the value of Ry1. The divider is the value of (6). The 2D it quotient is paced atto D. The remainder is not supplied as a result. Both operands are interpreted as unsigned integers. The quotient is the unique unsigned integer integer that settlines the following-dividend in Equation in terms of every of every of every of every of every office.  If an attempt is made to perform the division-supprintip-2 to the contents of register (or are undefined, as are the contents of the LT, GT, and EQ bits of the condition register field CRD if the instruction has the condition register (undefined, as are the contents of the LT, GT, and EQ bits of the condition register in the condition register in the condition register in the condition register in the case case, if instruction overflow is enabled, then XER(OVI) is an experiment of the condition register in the condition register in the condition register is the condition register in the condition register is the condition register in the condition register in the condition register is th
		The 32-bit unsigned remainder of dividing (rA) by (r8) can be computed as follows:
		mull fb.fb.fs file guodentr'divisor subtr fb.fb.fs file guodentr'divisor subtr fb.fb.fs file guodentr'divisor
divwu. rD,rA,rB divwuo rD.rA.rB	Divide Word Unsigned with CR Update. Divide Word Unsigned with Overflow.	The dot suffix enables the update of the condition register.  The a suffix enables the overflow bit (OV) in the XER.
divwuo. rD,rA,rB	Divide Word Unsigned with Overflow and CR Update.	The o. suffix enables the update of the condition register and enables the overflow bit (OV) in the XER.
Opcode cmpi crfD,L,rA,SIMM	Integer Compare Instructions Compare Immediate	The contents of register rA is compared with the sign-extended value of the SIMM operand, treating the operands as signed
cmp crfD,L,rA,rB	Compare	integers. The result of the comparison is placed into the CR field specified by operand crfD.  The contents of register rA is compared with register rB, treating the operands as signed integers. The result of the
•	·	comparison is placed into the CR field specified by operand crfD.
cmpli crfD,L,rA,UIMM	Compare Logical Immediate	The contents of register rA is compared with x'OOOO' II UIMM, treating the operands as unsigned integers. The result of the comparison is placed into the CR field specified by operand crfD.
cmpl crfD,L,rA,rB	Compare Logical	The contents of register rA is compared with register rB, treating the operands as unsigned integers. The result of the
cmpwi crfD,rA,SIMM	Compare Word Immediate	comparison is placed into the CR field specified by operand crfD.  Equivalent to: cmpi crfD,O,rA,SIMM
cmpw crfD,rA,rB cmplwi crfD,rA,UIMM	Compare Word Compare Logical Word Immediate	Equivalent to: cmp crfD,O,rA,rB Equivalent to: cmpli crfD,O,rA,UIMM
cmplw crfD,rA,rB	Compare Logical Word	Equivalent to: cmpl crfD,O,rA,rB
Opcode andi. rA,rS,UIMM	Integer Logical Instructions AND Immediate	The contents of rS is ANDed with x'OOOO' II UIMM and the result is placed into rA.
andis. rA,rS,UIMM	AND Immediate Shifted	The contents of rS is ANDed with UIMM II x'OOOO' and the result is placed into rA.
ori rA,rS,UIMM oris rA,rS,UIMM	OR Immediate OR Immediate Shifted	The contents of rS is ORed with x'OOOO' II UIMM and the result is placed into rA. The preferred no-op is ori 0,0,0  The contents of rS is ORed with UIMM IIx'OOOO' and the result is placed into rA.
xori rA,rS,UIMM	XOR Immediate	The contents of rS is XORed with x'OOOO' II UIMM and the result is placed into rA.
xoris rA,rS,UIMM	XOR Shifted AND	The contents of rS is XORed with UIMM IIx'0000' and the result is Immediate placed into rA.  The contents of rS is ANDed with the contents of register rB and the result is placed into rA.
and rA,rS,rB and. rA,rS,rB	AND AND with CR Update.	The contents of rS is ANDed with the contents of register rB and the result is placed into rA.  The dot suffix enables the update of the condition register.
or rA,rS,rB	OR	The contents of rS is ORed with the contents of rB and the result is placed into rA.
or. rA,rS,rB xor rA,rS,rB	OR with CR Update. XOR	The dot suffix enables the update of the condition register.  The contents of rS is XORed with the contents of rB and the result is placed into register rA.
xor. rA,rS,rB	XOR with CR Update. NAND	The dot suffix enables the update of the condition register.
nand rA,rS,rB		The contents of rS is ANDed with the contents of rB and the one's complement of the result is placed into register rA. NAND with rA=rB can be used to obtain the one's complement.
nand. rA,rS,rB eqv rA,rS,rB	NOR with CR Update.  Equivalent	The dot suffix enables the update of the condition register.  The contents of rS is XORed with the contents of rB and the complemented result is placed into register rA.
eqv. rA,rS,rB	Equivalent with CR Update.	The dot suffix enables the update of the condition register.
andc rA,rS,rB andc. rA,rS,rB	AND with Complement AND with Complement with CR Update.	The contents of rS is ANDed with the complement of the contents of andc. rB and the result is placed into rA.  The dot suffix enables the update of the condition register.
,,		

orc rA,rS,rB orc. rA,rS,rB	OR with Complement OR with Complement with CR Update.	The contents of rS is ORed with the complement of the contents of rB and the result is placed into rA.  The dot suffix enables the update of the condition register.
extsb rA,rS extsb. rA,rS	Extend Sign Byte Extend Sign Byte with CR Update.	Register r S[24-31] are placed into rA[24-31]. Bit 24 of rS is placed into rA[0-23].  The dot suffix enables the update of the condition register.
extsh rA,rS	Extend Sign Half Word	Register r S[16-31] are placed into rA[16-31]. Bit 16 of rS is placed into rA[0-15].
extsh. rA,rS entlzw rA,rS	Extend Sign Half Word with CR Update. Count Leading Zeros Word	The dot suffix enables the update of the condition register.  A count of the number of consecutive zero bits of rS is placed into rA. This number ranges from 0 to 32, inclusive.
ntizw. rA,rS	Count Leading Zeros Word with CR Update.	The dot suffix enables the update of the condition register. When the Count Leading Zeros Word instruction has condition
)pcode	Integer Rotate Instructions	register updating enabled, the LT field is cleared to zero in CR0.
winm rA,rS,SH,MB,ME	Rotate Left Word Immediate then AND with Mask	The contents of register rS are rotated left by the number of bits specified by operand SH. A mask is generated having 1-bits from the bit specified by operand MB through the bit specified by operand ME and bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into register rA. Simplified mineronics:
		us selement. The routed want to generate mask and the result is placed into register IV. Shippings inheritation.  emblinks, Sp. Inhama IV. Sp. 2n., 31  emblinks, Sp. 2n., 31  emblinks, Sp. 2n., 32  embl
		Note: The riving instruction can be used for extracting placeting and chiffing hit fields uping the methods chave helper:
		To extract an n-bit feet that starts at the position is in register (5., right-lassified into /4 (clearing the remaining 32-n bits of rA), set SH*,b-n, M8*,32-n, and ME*,31. To extract an n-bit feet that starts at the jounition bit is, sile-tystided into /4, set SH+b-n, M8* and ME*,n-1. To rotate the contents of a register left (right) by n bits, set SH*,n (32-n), M8-O, and ME*,31. To other the contents of a register left (right) by n bits, set SH*,n (32-n), M8-O, and ME*,31. To shift the contents of a register left (right) by n bits, set SH*,n (32-n), M8-O, and ME*,31.
		To clear the low-order to bits of a register and their shift the result left by n bits, set SH*,n, Mb*,0-n and Mb*,3+n.  To clear the low-order n bits of a register, set SH+O, Mb**,O, and Mb*=3+n.  To clear the low-order n bits of a register, set SH+O, Mb**,O, and Mb*=3+n.
lwinm. rA,rS,SH,MB,ME lwnm rA.rS.rB.MB.ME	Rotate Left Word Imm & AND with Mask with CR Update.  Rotate Left Word then AND with Mask	The dot suffix enables the update of the condition register.  The contents of rS are rotated left by the number of bits specified by rB[27-31]. A mask is generated having 1-bits from the bit specified by operand MB through the bit specified by operand ME and O-bits
WIIII IA,IO,ID,IND,INC	Notate Left Word then AND With Mask	elsewher. The rotated data is ANDed with the generated mask and the result is placed into rA.rotiv rA.rS.rB nivmm rA.rS.rB. 0,31  Note: The rivimm instruction can be used to extract and rotate bit file stous git the methods shown below: To extract an orbit file that starts at the variable bit position bit the register specified by operand S. right-justified into rA (clearing the remaining 32-rbits of rA), set r B[27-31]=b-n. MB=32-n, and ME=31.
		To extract an n-bit field that starts at variable bit position b in the register specified by operand r.S. left-justified into rA (clearing theremaining 32-n bits of rA), set rB[27-31]=b, MB = 0, and ME=n-1.  To rotate the contents of the low-order 32 bits of a register left (right) by variable n bits, set rB[27-31]=n (32-n), MB=O, and ME=s1.
lwnm. rA,rS,rB,MB,ME lwimi rA,rS,SH,MB,ME	Rotate Left Word then AND with Mask with CR Update.  Rotate Left Word Immediate then Mask	The dot suffix enables the update of the condition register.  The contents of S are rotated left by the number of bits specified by operand SH. A mask is generated having 1-bits from the bit specified by MB through the bit specified by ME and O-bits elsewhere. The rotated data is inserted into A undersolution of the generated mask. Simplified memorics:
IWIIII IA,I3,3II,IVID,IVIL	Notate Left Word Illimediate then wask	rotated data is inserted into A under control of the generated mask. Simplified mnemonic: insilv rAr,Sr, br inkim rAr,Sr,32-b,b-b-t Note: The opcode nikmir can be used to insert a bit field into the contents of register specified by operand rA using the methods shown below:
		To insert an n-bit field that is left-justified in rS into A starting at bit position b, set SH+32-b, MB=b, and ME=(b+1).  To insert an n-bit field that is injerl-justified in rS into A starting at bit position b, set SH+32-b, nd ME=(b+n).  **The start is the start is the starting at the position b, set SH+32-b, nd ME=b, and ME=(b+n).
		The dot suffix enables the update of the condition register.
pcode lw rA,rS,rB	Integer Shift Instructions Shift Left Word	The contents of rS are shifted left the number of bits specified by slw. r8[26-31]. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into rA. It r8[28]=1, then rA is filled with zeros.
lw. rA,rS,rB	Shift Left Word with CR Update.	The dot suffix enables the update of the condition register.
rw rA,rS,rB	Shift Right Word	The contents of rS are shifted right the number of bits specified by Word srw. rB(26-31). Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into rA. It rB(26)=1, then rA is filled with zeros.
rw. rA,rS,rB rawi rA,rS,SH	Shift Right Word with CR Update. Shift Right Algebraic Word Immediate	The dot suffix enables the update of the condition register.  The contents of S are shifted right the number of bits specified by operand SH. Bits shifted out of position 31 are lost. The 32-bit result is sign extended and placed into rA XER(CA) is set if r S contains a negative number and any 1-bits are shifted out of position 37; observed XER(CA) is deared. An operand SH of zero causes rA to be loaded with the contents of S and XER(CA) to be cleared to 0.
rawi. rA,rS,SH	Shift Right Algebraic Word Immediate  Shift Right Algebraic Word Immediate with CR Update.	The dot suffix enables the update of the condition register.
raw rA,rS,rB	Shift Right Algebraic Word	The contents of rS are shifted right the number of bits specified by sraw. ris[26-31]. The 32-bit result is placed into rA. XER[CA] is set to 1 if rS contains a negative number and any 1-bits are shifted out of posi 31; otherwise XER[CA] is cleared to 0. An operand (rS) of zero causes rA to be loaded with the contents of rS, and XER[CA] to be cleared to 0. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 32 sign bits (bit 0) from rS. If rd[26]=1, then rA is filled with 3
raw. rA,rS,rB	Shift Right Algebraic Word with CR Update.	The dot suffix enables the update of the condition register.
pcode	Integer Load Instructions	DGBIS  The effective address is the sum (r&ID)-d. The hute in memory addressed by the EA is loaded into register rD(24.21). The remaining hits in register rD are
bz rD,d(rA)	Load Byte and Zero	The effective address is the sum (rAl0)+d. The byte in memory addressed by the EA is loaded into register rD[24-31]. The remaining bits in register rD are cleared to 0.
ozx rD,rA,rB	Load Byte and Zero Indexed	The effective address is the sum (rAl0)+(rB). The byte in memory addressed by the EA is loaded into register rD[24-31]. The remaining bits in register rD archaered to 0.
<b>bzu</b> rD,d(rA)	Load Byte and Zero with Update	The effective address (EA) is the sum (rA0)+d. The byte in memory addressed by the EA is loaded into register r0[24-31]. The remaining bits in register r0 are cleared to 0. The EA is placed into register rA. It operand rA-0 the IMPC001 does not update r), or if rA+0 the load data is loaded into register r0 and the register update is suppressed. Another interest in the register r0 are cleared to 0. The EA is placed into register rA. It operand rA-0 the rA10 is similar form, its MPC001 allows these cases.
bzux rD,rA,rB	Load Byte and Zero with Update Indexed	The effective address (EA)is the sum (rAID)+(fB). The byte addressed by the EA is loaded into register r0[24-31]. The remaining bits in register r0 are cleared to 0. The EA is placed into register rA. If operand rA-O the MPC601 does not update resisting for the clear data is loaded into register with resister update is suppressed. Although the PowerPC architecture defines load with update instruction.
hz rD,d(rA)	Load Half Word and Zero	with operand rA=0 or rA=rD as invalid forms, the MPCS01 allows these cases.  The effective address is the sum (rAl0)+d. The half-word in memory addressed by the EA is loaded into register rD[16-31]. The remaining bits in rD are
nzx rD,rA,rB		deared to 0.  The effective address is the sum (rAl0)+(rB). The half-word in memory addressed by the EA is loaded into register rD[16-31]. The remaining bits in register
nzu rD,d(rA)	Load Half Word and Zero Indexed  Load Half Word and Zero with Update	are cleared.  The effective address is the sum (rAIO)+d. The half-word in memory addressed by the EA is loaded into register rO[6-31]. The remaining bits in register rO are cleared.
124 (2,4(7.1)	2000 Hall Word and 2010 Mill Openie	The EA is placed into register rA. If operand rA=O the MPC801 does not update register rO, or if rA=rO the load data is loaded into register rO and the register update is suppressed. Although the PowerPC architecture defines load with update instructions with operand rA=O or rA=rO as invalid forms, the MPC801 allows these cases.
nzux rD,rA,rB	Load Half Word and Zero with Update Indexed	The effective address is the sum (rAl0)+(rB). The half-word in memory addressed by the EA is loaded into register rD[6-31]. The remaining bits in register rD are cleared. The EA is placed into register rA. Although the PowerPC architecture defines load with update instructions with operand rA=0 or rA=rD as invalid forms, the MPC601 allows these cases.
na rD,d(rA)	Load Half Word Algebraic	The effective address is the sum (rA)+d. The half-word in memory addressed by the EA is loaded into register rD[i6-31]. The remaining bits in register rD a filled with a copy of bit 0 of the loaded half-word.
nax rD,rA,rB	Load Half Word Algebraic Indexed	The effective address is the sum (rAIO)+(rB). The half-word in memory addressed by the EA is loaded into register rO[16-31]. The remaining bits in register are filled with a copy of bit 0 of the loaded half-word.
hau rD,d(rA)	Load Half Word Algebraic with Update	The effective address is the sum (A0I)vid. The half-word in memory addressed by the EA is loaded into register (D16-31). The remaining bits in register (O are filled with a copy of bit 0 of the loaded half-word the EA is placed into register (A1 floperand FA-00 the MPCG01 does not update register (D, of if A-00 the load data is olded into register (D and the register update is suppressed. Athough the PowerPower (A) and the property of the power (A) and the p
haux rD,rA,rB	Load Half Word Algebraic with Update Indexed	architecture defines load with update instructions with operand rAPO or APO as invalid forms, the MPCG01 allows these cases.  The effective defines is the sum (API)(F). The half-word in memory addressed by the EAI is loaded in the register (Fig. 17). The remaining bits in register (Fig. 18) are the register (Fig. 18). The remaining bits in register (Fig. 18) are the register (Fig. 18). The remaining bits in register (Fig. 18) are the register (Fig. 18) are the register (Fig. 18) are the register (Fig. 18). The remaining bits in register (Fig. 18) are the register (Fig. 18) are the register (Fig. 18) are the register (Fig. 18). The remaining bits in register (Fig. 18) are the register (Fig. 18). The remaining bits in register (Fig. 18) are the register (Fig. 18) are t
wz rD,d(rA)	Load Word and Zero	The effective address is the sum (rAl0)+d. The word in memory addressed by the EA is loaded into register rD[0-31].
wzx rD,rA,rB	Load Word and Zero Indexed	The effective address is the sum (rAI0)+(rB). The word in memory addressed by the EA is loaded into register rD[0-31].
wzu rD,d(rA)	Load Word and Zero with Update	The effective address is the sum (rA0)+d. The word in memory addressed by the EA is loaded into register r(D(0.31). The EA is placed into register rA. If operand rA=0 the MPC601 does not update register or if rA=0 the load data is loaded into register rD and the register update is suppressed. Although the PowerPC architecture defines load with update instructions with operand rA=0 or rA=1D as invalid forms, MPC601 allows these cases.
wzux rD,rA,rB	Load Word and Zero with Update Indexed	The effective address is the sum (rAIO)+(rB). The word in memory addressed by the EA is loaded into register r0[0-31]. The EA is placed into register rA. If operand rA=O the MPC801 does not update register of the roll of t
Opcode	Integer Store Instructions	the MPC801 allows these cases. Datalis
tbu rS,d(rA)	Store Byte with Update	The effective address is the sum (rAl0)+d. rS[24-31] is stored into the byte in memory addressed by the EA. The EA is placed into the byte in memory addressed by the EA. The EA is placed into the byte in memory addressed by the EA.
tbux rS,rA,rB	Store Byte with Update Indexed	into register rA.  The effective address is the sum (rAl0)+(rB). rS[24-31] is stored into the byte in memory addressed by the EA. The EA is
		placed into register rA.
th rS,d(rA) thx rS,rA,rB	Store Half word Store half-word Indexed	The effective address is the sum (rAIO)+d. rS[16-31] is stored into the half-word in memory addressed by the EA.  The effective address (EA) is the sum (rAIO)+(rB). rS[16-31] is stored into the half-word in memory addressed by the EA.
thu rS,d(rA)	Store Half word with Update	The effective address is the sum (rAIO)+d. rS[16-31] is stored into the half-word in memory addressed by the EA. The EA is
thux rS,rA,rB	Store Half word with Update Indexed	placed into register rA.  The effective address is the sum (rAlO)+(rB). rS[16-31] is stored into the half-word in memory addressed by the EA. The EA
ulux 10,1A,1B	Otore than word with operate indexed	is placed into register rA.
tw rS,d(rA) twx rS,rA,rB	Store Word Store Word Indexed	The effective address is the sum (rAIO)+d. Register rS is stored into the word in memory addressed by the EA.  The effective address is the sum (rAIO)+(rB) rS is stored into the word in memory addressed by the EA.
twx rs,ra,rb twu rs,d(ra)	Store Word Indexed Store Word with Update	The effective address is the sum (rAIO)+(rB). rS is stored into the word in memory addressed by the EA.  The effective address is the sum (rAIO)+d. Register rS is stored into the word in memory addressed by the EA. The EA is
		placed into register rA
twux rS,rA,rB	Store Word with Update Indexed	The effective address is the sum (rAIO)+(rB). Register rS is stored into the word in memory addressed by the EA. The EA is placed into register rA.
pcode	Integer Load and Store with Byte Reversal Instructions	Details
nbrx rD,rA,rB	Load Half Word Byte-Reverse Indexed	The effective address is the sum (rAl0)+(rB). Bits 0-7 of the half-word in memory addressed by the EA are loaded into rD[24 31]. Bits 8-15 of the half-word in memory addressed by the EA are loaded into rD[16-23]. The rest of the bits in rD are clear
to Data	L. JW. JD. D. D. J.	to 0.
wbrx rD,rA,rB	Load Word Byte-Reverse Indexed	The effective address is the sum (rAl0)+(rB). Bits 0-7 of the word in memory addressed by the EA are loaded into rD[24-31] Bits 8-15 of the word in memory addressed by the EA are loaded into rO[16-23]. Bits 16-23 of the word in memory
		addressed by the EA are loaded into rO[8-15]. Bits 24-31 of the word in memory addressed by the EA are loaded into rD[0-
thbrx rS,rA,rB	Store HallWord Byte-Reverse Indexed	The effective address is the sum (rAl0)+(rB). rS[24-31] are stored into bits 0-7 of the half-word in memory addressed by the
		EA. rS[16-23] are stored into bits 8-15 of the half-word in memory addressed by the EA.
twbrx rS,rA,rB	Store Word Byte-Reverse Indexed	The effective address is the sum (rAIO)+(rB). rS[24-31] are stored into bits 0-7 of the word in memory addressed by EA. Register rS[16-23] are stored into bits 8-15 of the word in memory addressed by the EA. Register rS[8-15] are stored into
		bits 16-23 of the word in memory addressed by the EA. rS[0-7] are stored into bits 24-31 of the word in memory addressed
pcode	Integer Load and Store Multiple Instructions	the EA.
nw rD,d(rA)	Load Multiple Word	The effective address is the sum (rAIO)+d. n= 32-rD. n consecutive words starting at EA are loaded into GPRs rD through 3
tmw rS,d{rA)	Store Multiple Word	If the EA is not a multiple of 4 the alignment exception handler may be invoked if a page boundary is crossed.  The effective address is the sum (rAIO)+d. n= (32-rS). n consecutive words starting at the EA are stored from GPRs rS
		through 31. If the EA is not a multiple of 4 the alignment exception handler may be invoked if a page boundary is crossed.
pcode swi rD,rA,NB	Integer Move String Instructions Load String Word Immediate	The EA is (rAIO). Let n = NB if NB::tO, n = 32 if NB=O: n is the number of bytes to load. Let nr= (nI4): nris the number of registers to receive data.
		n consecutive bytes starting at the EA are loaded into GPRs Of brough 10-hrs-1. Bytes are loaded left to right in each register. The sequence of registers wraps around to rO if required. If the four bytes of regit 0h-nr-1 are only partially filled, the unfilled low-order byte(s) of that register are cleared to 0.  If As in the range of registers specified to be loaded, it will be sloped in the load process. If operand rA-O, the register is not considered as used for addressing, and will be loaded.
swx rD,rA,rB	Load String Word Indexed	The EA is the sum (rA(D)+(rB). Let n = XER(25-31); n is the number of bytes to load. Let n r = CEIL(n 4); n is the number of registers to receive data.  If r>O, no nonecutive bytes starting at the EA are loaded into registers (D through rD+nr-1.)
		Bytes are loaded left for ight in each register. The sequence of registers wraps around to r0 if required. If the four bytes of register r0+nr-1 are only partially filled, the unfilled low-order byte(s) of that register a cleared to 0. If nn-0, the contents of register r0 is undefined.  If A is in the range of registers specified to be loaded, it will be slipped in the load process. If operand rA=0, the register is not considered as used for addressing, and will be loaded.
scbx rD,rA,rB	Load String and Compare Byte Indexed	The EA is the sum (rAIO)+(rB), XER(25-31] contains the byte count. Register rD is the starting register. n=XER(25-31], which is the number of bytes to be loaded. n=CEL(n(4), which is the number of register receive data. Starting with let letthroat byte in rD, consecutive bytes in storage addressed by the EA are loaded into rD through rD+nr-1, wrapping around back through GPR? If required, until either a byte ms is found with XER(16-23) or n bytes have been loaded. If a lety metals for loan, that byte is also loaded.
		Bytes are always loaded left to right in the register. In the case when a match was found before n bytes were loaded, the contents of the rightmost byte(s) not loaded of that register and the contents of all succeeding registers up to and including 10+1n-1 are undefined. Also, no reference is made to storage after the matched byte is found. In the case when a match was not found, the contents of the rightmost
scbx. rD,rA,rB	Load String and Compare Byte Indexed with CR Update.	bytes) not based of 0 mr.1 is undefined. When XER(25-31)=0, the content of rib is unchanged. The count of the number of bytes loaded up to and including the matched byte, if a match was found, is place. The count of the number of bytes loaded up to and including the matched byte, if a match was found, is place.
tswi rS,rA,NB	Store String Word Immediate	The EA is (rAIO). Let n = NB if NB*O, n = 32 if NB=O; n is the number of bytes to store. Let nr = CEIL(nl4); nris the number of registers to supply data. n consecutive bytes starting at the EA are stored from register is Through 154*nr-1.
		Bytes are stored left to right from each register. The sequence of registers wraps around through rO if required.  The effective address is the sum (rAIO)+(rB). Let n = XER[25-31]; n is the number of bytes to store. Let nr= CEIL(n4); nris the number of registers to supply data. n consecutive bytes starting at the EA are store.
stswx rS,rA,rB	Store String Word Indexed	from register rS through rS+nr-1.

eieio	Enforce In Order Execution of I/O	The eleio instruction provides an ordering function for the effects of load and store instructions executed by a given processor. Executing an eleio instruction ensures that all memory accesses previously initial
		by the given processor are complete with respect to main memory before allowing any memory accesses subsequently initiated by the given processor to access main memory. The eleio instruction orders load and store operations to cache inhibited memory, and store operations to write through cache memory. The eleio instruction performs the same function as a sync instruction when executed by the MPC601.
isync Iwarx rD,rA,rB	Instruction Synchronize  Load Word and Reserve Indexed	This instruction waits for all previous instructions to complete, and then discards any prefetched instructions, causing subsequent instructions to be fetched (or refetched) from memory and to execute in the context established by the previous instructions. This instruction has no effect on other processors or on their caches.  The effective address is the sum (r/A(D)/H(6)). The word in memory addressed by the EA is loaded into register (D. This instruction creates a reservation for use by a struct, instruction.
stwcx. rS,rA,rB	Store Word Conditional Indexed	An address computed from the EA is associated with the reservation, and replaces any address previously associated with the reservation. The EA must be a multiple of 4. If it is not, the alignment exception handler will be invoked if the word or loaded crosses a page boundary, or the results may be undefined.  The effective address is the sum (A/D)+(B). If a reservation exists, register SI is stored into the word in memory addressed by the EA and the reservation is cleared. If a reservation ocean contains the instruction completes without altering memory. The EO bit in the condition register field CRO is modified to reflect whether the store operation was performed (Le, whether a reservation existed when the struct instruction.)
		began execution). If the store was completed successfully, the EO bit is set to one. The EA must be a multiple of 4; otherwise, the alignment exception handler will be invoked if the word stored crosses a pag boundary, or the results may be undefined.
sync	Synchronize	Executing a sync instruction ensures that all instructions previously initiated by the given processor appear to have completed before any subsequent instructions are initiated by the given processor. When the sync instruction completes, all emergen accesses ensuring the sync instruction can used to ensure that the results of all stores into a data structure, performed in a "critical section" of a program, are seen by other processors before the data structure is seen as unlocked. The Enforce in-Ord Execution of 101 (eleoi) instruction may be more appropriate than sync for cases in which the only requirement is to control the order in whomony references are seen by 101 devices.
Opcode	Branch Instructions	Details
o imm_addr oa imm_addr	Branch. Branch Absolute.	Branch to the address computed as the sum of the immediate address and the address of the current instruction.  Branch to the absolute address specified.
imm_addr	Branch then Link.	Branch to the address computed as the sum of the immediate address and the address of the current instruction. The instruction address following this instruction is placed into the link register (LR).
ola imm_addr	Branch Absolute then Link.	Branch to the absolute address specified. The instruction address following this instruction is placed into the link register (L
oc BO,BI,target_addr	Branch Conditional.	Branch conditionally to the address computed as the sum of the immediate address and the address of the current instruction. The BI operand specifies the bit in the condition register (CR) to be used as the condition of the branch.
oca BO,BI,target_addr	Branch Conditional Absolute.	Branch conditionally to the absolute address specified.
bcl BO,BI,target_addr	Branch Conditional then Link.	Branch conditionally to the address computed as the sum of the immediate address and the address of the current instruction. The instruction address following this instruction is placed into the link register.
ocla BO,BI,target_addr	Branch Conditional Absolute then Link.	Branch conditionally to the absolute address specified. The instruction address following this instruction is placed into the liregister.
ocir BO,BI	Branch Conditional to Link Register	Branch Conditional to Link Register. Branch conditionally to the address in the link register.  The BI operand specifies the bit in the condition register to be used belrl as the condition of the branch.
ociri BO,BI	Branch Conditional to Link Register then Link.	Branch conditionally to the address specified in the link register.  The instruction address following this instruction is then placed into the link register.
occtr BO,BI	Branch Conditional to Count Register.	Branch conditionally to the address specified in the count register. The BI operand specifies the bit in the condition register to be used as the condition of the branch. Note: If the "decrements and test CTR" (only is specified (GD/gPa), the instruction form is invalid. For the MPC501, the decrements to count register is tested for zero and branches based of this lest, but instruction fetching is directed to the address specified by the non-decremented version of the count register. Use of this invalid form of this instruction is not recommended.
occtrl BO,BI	Branch Conditional to Count Register then Link.	Branch conditionally to the address specified in the count register. The instruction address following this instruction is place into the link register.
Opcode	Condition Register Logical Instructions	Details
erand crbD,crbA,crbB	Condition Register AND	The bit in the condition register specified by crbA is ANDed with the bit in the condition register specified by crbB. The resul is placed into the condition register bit specified by crbD.
cror crbD,crbA,crbB	Condition Register OR	The bit in the condition register specified by crbA is ORed with the bit in the condition register specified by crbB. The result placed into the condition register bit specified by crbD.
erxor crbD,crbA,crbB	Condition Register XOR	The bit in the condition register specified by crbA is XORed with the bit in the condition register specified by crbB. The results placed into the condition register bit specified by crbD.
ernand crbD,crbA,crbB	Condition Register NAND	The bit in the condition register specified by crbA is ANDed with the bit in the condition register specified by crbB. The complemented result is placed into the condition register bit specified by crbD.
ernor crbD,crbA,crbB	Condition Register NOR	The bit in the condition register specified by crbA is ORed with the bit in the condition register specified by crbB. The complemented result is placed into the condition register bit specified by crbD.
creqv crbD,crbA,crbB	Condition Register Equivalent	The bit in the condition register specified by crbA is XORed with the bit in the condition register specified by crbB. The
crandc crbD,crbA,crbB	Condition Register AND with Complement	complemented result is placed into the condition register bit specified by crbD.  The bit in the condition register specified by crbA is ANDed with the complement of the bit in the condition register specified.
rorc crbD,crbA,crbB	Condition Register OR with Complement	by crbB and the result is placed into the condition register bit specified by crbD.  The bit in the condition register specified by crbA is ORed with the complement of the bit in the condition register specified
ncrf crfD,crfS	Move Condition Register Field	crbB and the result is placed into the condition register bit specified by crbD.  The contents of crfS are copied into crfD. No other condition register fields are changed.
Opcode c	System Linkage Instructions System Call	Octalls  When executed, the effective address of the instruction following the sc instruction is placed into SRR0. Bits 16–31 of the MSR are placed into bits 16–31 of SRR1, and bits 0–15 of SRR1 are set to undefine
•	5,500 50	values. Then a system call exception is generated. The exception causes the MSR to be altered as described in Section 5.4, "Exception Definitions." The exception causes the next instruction to be fetched from offset XCDD from the base physical address indicated by the new setting of MSR[PI]. For a discussion of POWER compatibility with respect to instruction bits 16-29, refer to Appendix B, Section 5.10, "System CallSupervisor Call C instruction bits 16-29, refer to Appendix B, Section 5.10, "System CallSupervisor Call C in ceruse compatibility with future versions of the PowerPic and the 16-29 should be coded as zero and bit instruction with 10-31 (the LKD) section 5.10, "System CallSupervisor Call C in ceruse compatibility with the VOVER an indication, the execution of an accurate compatibility with the VOVER an indication, the execution of an accurate compatibility with the VOVER an indication, the execution of an accurate compatibility with the VOVER an indication, the execution of an accurate compatibility with the VOVER an indication, the execution of an accurate compatibility with the VOVER and the
fi	Return from Interrupt	This instruction is context synchronizing.  Bits 16–31 of SRR1 are placed into bits 16–31 of the MSR, then the next instruction is fetched, under control of the new MSR.
		value, from the address SRR0[0–29]    b'00°. This instruction is a supervisor-level instruction and is context synchronizing.
Opcode wi TO,rA,SIMM	Trap Instructions and Mnemonics Trap Word Immediate	Dealis  The contents of rA is compared with the sign-extended SIMM operand. If any bit in the TO operand is set to 1 and its corresponding condition is met by the
w TO,rA,rB	Trap Word	result of the comparison, then the system trap handler is invoked.  The contents of rA is compared with the contents of rB. If any bit in the TO operand is set to 1 and its corresponding condition is met by the result of the
Opcode	Move to/from Machine State Register/Condition Regist Instructions	comparison, then the system trap handler is invoked.  Potalls
ntcrf CRM,rS	Move to Condition Register Fields	The contents of rS are placed into the condition register under control of the field mask specified by operand CRM. The field mask identifies the 4-bit fields affected. Let I be an integer in the range 0-7. If CRI = 1, then CR field (CR bits 4" I through 4"1+3) is set to the contents of the corresponding field of rS. In some PowerPC implementations, this instruction may perform more slowly when only a portion of the
ncrxr crfD	Move to Condition Register from XER	fields are updated as opposed to all of the fields. This is not turn for the 601.  The contents of XER[0–3] are copied into the condition register field designated by crfD. All other fields of the condition
mfcr rD	Move from Condition Register	register remain unchanged. XER[0–3] is cleared to 0.  The contents of the condition register are placed into rD.
ntmsr rS	Move to Machine State Register	The contents of rS are placed into the MSR.  This instruction is a supervisor-level instruction and is context synchronizing.
mfmsr rD	Move from Machine State Register	The contents of the MSR are placed into rD. This is a supervisor-level instruction.
Opcode ntspr SPR,rS	Move to/from Special Purpose Register Instructions Move to Special Purpose Register	The SPR field denotes a special purpose register. The contents of rS are placed into the designated SPR. Simplified mnemonic examples: miber r/x mitspr 1;rA
mfspr rD,SPR	Move from Special Purpose Register	mftr Antisys B./A mid:1 Antisys B./A The SPR field denotes a special purpose register. The contents of the designated SPR are placed into rD. Simplified mnemonic examples:
		mber A mfgr rA,1 mft rA mfgr rA,8 mfct rA mfgr rA,9
Opcode Icbi rA,rB	Cache Management Supervisor-Level Instruction Data Cache Block Invalidate	Details  The effective address is the sum (r(A(I)+(r(B). The action taken depends on the memory mode associated with the target, and the state (modified, unmodified) of the block. The following list describes the activate if the block containing the high addressed by the FA is or is not in the cache.
		take if the block containing the typic addressed by the EA is or is not in the cache.  •Coherency required (Wiff x.x.if).  —Unmodified block—Invalidates copies of the block in the caches of all processors.  -Modified block—Invalidates copies of the block in the caches of all processors.
		Absent block—If copies are in the caches of any other processor, causes the copies to be invalidated. (Discards any modified contents.)  Otherency not required (VIIII = xx0)  Unmodified block—Invalidates the block in the local cache.
		— Modified block—Invalidates the block in the local cache.  (Discards the modified contents).  — Absent block—No action is taken.  When data address translation is enabled, MSR[DT]=1, and the logical (effective) address has no translation, a data access exception occurs. See Section 5.4.3, "Data Access Exception (x'003001)."
		When data address translation is enabled, IMSR[ID] =1, and the logical (effective) address has no translation, a data access exception coccurs. See Section 5.4.3, "Data Access Exception (x00300)." The function of this instruction is independent of the wide-irricupal and cache-inhibited/allowed modes determined by the WIM bit settings of the block containing the byte addressed by the EA. This instruction is treated as a store to the addressed byte with respect to address translation and protection. The reference and change bits are modified appropriately.  If the EA specifies a memory address for which T = 1 in the corresponding expendent register, the instruction is treated as a no-op. This is a supervisor-level instruction.
Opcode Icbt rA,rB	User-Level Cache Instructions	Details
ioot ia,ib	Data Cache Block Touch	ITT D - th- DT D - d - th- th- th- dd- dd- dd- dd- dd- dd- dd- dd- dd- d
	Data Cache Block Touch	Of Lot the BLDs, all when it is permised used access from the addressed page. The operation is detect similarly to a dye lead operation with mine the DLB of BLB, of it if does not have load access permission, the instruction is readed as an -op. If the access is directed to a cache-hibbled page, or to an I/O controller interface segment, then the bus operation occurs, but the cache is not updated. This instruction never affects the reference or change bits in the hashed page table. While the 601 maintains a cach
Icbtst rA.rB	Data Cache Block Touch  Data Cache Block Touch for Store	size of the Option, the occur instruction may only result in the fettor of a 32-Option sector, (the office directly approximately approximatel
		see or a loyes, the occur instruction may not yet result in the letter or a 2-dyle sector (me one briefly appressed by the EA). The order 2-dyle sector (me cache lam may or may not be recined, depending activity in the 'expression groupes, a successful doth instruction will affect the state of the TLG and cache It Pub I bis a definited by the LPR algorithm.  The EA is the sum (rA[0)+(rB). The dobtst instruction operates exactly like the dobt instruction as implemented on the 601. This is a Public instruction as not not of the PowerPC carbitrature. This is subject to will not be supported to where PowerPC instructions and the supported by the Public Public material state.
	Data Cache Block Touch for Store	see of or loyes, the doot instruction may only return in the lettor of a 2-byte sector (time one orienty) aboressee by the 1-b). He of our 2-byte sector time acrois man may or may not be returned, depending activity in the dynamic memory gease. A successed detail instruction will affect the state of the TLD and eacher LED that is a defined by the LED algorithm.  The EA is the sum (rA(0)+(fB). The doctobst instruction operates exactly like the dobt instruction as implemented on the 601 his is a POWER instruction, and not part of the PowerPC architecture. This is instruction place the cache line size operation by operand r\u00e4 into register r0. The r\u00e4 operand is encoded as follows:  01100 instruction cache line size (returns value of 64) 01110 Minimum line size (returns value of 64) 01111 Minimum line size (returns value of 64)
clcs rD,rA	Data Cache Block Touch for Store	see of a bytes, the doot instruction may refused in the tectro of a 2-byte sector (time one through aboressed by the E-b). It do not a-2-byte sector time a carbe an emission and self-or the sector of a 2-byte sector (time one through aboressed by the E-b). It do not a-2-byte sector time a carbe an emission and self-or sector of the sector of the 2-byte sector (time a carbe fall the 3-byte sector).  The EA is the E-ax is the E-ax in (AA)(-/Hg). The doctobst instruction operates exactly like the dobt instruction as implemented on the 601. This is a POWER instruction, and is not part of the PowerPC architecture. This is instruction in the supported by other PowerPC implementations. This instruction is place the carbe fine size reference value of 64) of the EA is the exactly like t
clcs rD,rA	Data Cache Block Touch for Store Cache Line Compute Size	The EA is the sum (rA 0)+(rB). The dcbts instruction aperate before the content of the content o
cics rD,rA	Data Cache Block Touch for Store Cache Line Compute Size	are of a bytes, the coor instruction may any result in the section of a 2-byte sector (time one annews) accretises by the 2-byte. Incoming a contraction may any result in the section as a 2-byte sector (time one annews) accretises exactly like the dobt instruction as implemented on the 601. The EA is the sum (rA)0+(rB). The Cobtst instruction operates exactly like the dobt instruction as implemented on the 601. This is a ROVER instruction and is not just of the PowerPC architecture.  Of 100 Instruction cache line size (returns value of 64) of 100 Instruction of 100 Instruction cache line size (returns value of 64) of 100 Instruction of 100 Instruction cache line size (returns value of 64) of 100 Instruction
cics rD,rÅ	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero	see of a bytes, the doct instruction may related in the tectro of a 2-byte sector (time one through abortseased by the E-b). It do not act-byte aborts may cause A successed doct instruction of all control instruction of the aborts of the act and the EVA byte aborts may be addressed by the E-b in a color through the act of the EVA byte addressed by the E-b is an other main relation.  The E-A is the sum (r/A)(D)+(f/B). The doctor architecture. This is instruction places the cache line size operation by operand r\(\hat{A}\) in the register fO. The r\(\hat{A}\) operand is encoded as follows:  Of 100 instruction cache line size (returns value of 64)  Of 101 instruction cache line size (returns value of 64)  Of 101 instruction cache line size (returns value of 64)  Of 101 instruction in the size (returns value of 64)  All other encodings of the r\(\hat{A}\) operand return undefined values. This instruction is specific to the 601.  The E-A is the sum (r\(\hat{A}\)) in (B).  If the block (the cache sector consisting of 32 bytes) containing the byte addressed by the E-A is an of in the block containing the byte addressed by the E-A is an of in the block containing the byte addressed by the E-A is an of in the block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches. The dock instruction is related by the E-A is an other processor of the E-A is made in the containing the byte addressed by the E-A is an other processor(s), it is kept coherent in those caches. The dock instruction is the addressed by the E-A is an other processor(s) in the block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches. The dock instruction is treated as a store to the addressed byte with respect to address translation one, as the interest of the containing the byte addressed by the E-A is an other or the addressed byte addressed by the E-A is in coherence required mode, and a block containing the byte addressed by the E-A is in coherence required mode, and in the doc
cics rD,rA dcbz rA,rB dcbst rA,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero	see of a bytes, the doot instruction may return it has better of a 2-byte sector (time one through abortseated by the E-b). It do not a 2-byte sector time a cohe an entire above an expension of a 2-byte sector (time one through abortseated by the E-b). It do not a coherent of the a decline cole byte a decline and the access and the ac
cics rD,rA dcbz rA,rB dcbst rA,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero  Data Cache Block Store	see or is bytes, the doot instruction may only return it his letter of a 2-byte sector (time one through aboressed by the E.A.). It do not act a 2-byte sector in the active and in the instruction of the
cics rD,rA dcbz rA,rB dcbst rA,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero  Data Cache Block Store	The EA is the sum (rA)0+(rB). The dobts instruction aperate his vertical activation operates exactly like the dobt instruction as implemented on the 601. This is a ROVER instruction and is not just of the PowerPC architecture. This is not required to the control of the contro
icbz rA,rB icbz rA,rB icbst rA,rB icbf rA,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero  Data Cache Block Store	The EA is the sum (rA)(-)+(fB). The dobts instruction aperate between the active sector (fine one precedy accretised by the EA), if the other active sector in the active sector (fine one precedy accretised by the EA). The other active sector is a supplemented on the 601. This is a POWER restruction, and is not part of the PowerPC architecture. This instruction were considered in the sector of the sector o
cles rD,rA  cles rA,rB  clest rA,rB  clest rA,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero  Data Cache Block Store  Data Cache Block Flush  Segment Register Manipulation Instructions Move to Segment Register	This instruction places the cache line size specified by operand A into register fit. The rA operand is encoded as follows:  Office instruction cache line size; relative value of 64)  Office in the cache in the cache into the cache
dcbtst rA,rB clcs rD,rA  dcbz rA,rB  dcbst rA,rB  dcbf rA,rB  Opcode mtsr SR,rS mtsrin rS,rB mfsr rD,SR mfsrin rD,rB	Data Cache Block Touch for Store Cache Line Compute Size  Data Cache Block Set to Zero  Data Cache Block Store  Data Cache Block Flush  Segment Register Manipulation Instructions	The EA is the sum (rA(0)+(rB). The Cobts instruction operates exactly like the dcbt instruction as implemented on the 601.  This is a ROVER instruction, and is not just of the PowerPC architecture. This is instruction of the control of the cobts instruction as implemented on the 601.  This is a ROVER instruction, and is not just of the PowerPC architecture. This instruction is presented in encoded as follows:  01100 Instruction cache line size (returns value of 64)  01110 Minimum line size (returns value of 64)  0110 Minimum line size (returns value of 64)  01

Decide   External Control Instructions   External Control Input Word Indexed   The EA is the sum (FAI)* (FBI) If the external access register (EAR) Exit (bit (i) is set to 1, a load request for the physical address corresponding to the EA is sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The word returned by the device is glaced in (i). The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The word returned by the device is glaced in (i). The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The word returned by the device is glaced in (ii). The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device identified by the EAR Resource ID bits (bits 28-31), hyposanging the cache. The EA sent to the device and the cache in the EAR sent to the EAR Resource and change recording.  The EARIE 19-0, a deal access caused by the EA with respect to protection and reference and change recording. The each is sent to the Cache and the sent to the EAR sent to the EAR Resource ID to the EAR EAR Resource ID the EAR EAR Each EAR Resource ID to the EAR EAR Each	tlbie rB	Translation Lookaside Buffer Invalidate Entry	The effective address is the contents of 16. If the TLB contains an entry corresponding to the EA, the entry is removed from the TLB. The TLB search is done regardless of the settings of MSR[IT] and MSR[IT].  Also, a TLB invalidate operation in shoulds and not the system but sufficient is discharged by setting by 17 in HLD. Section dudies to suitable the FA if any, is grouped in the FA if any, is grouped in the FA if any, is grouped in the State of the Part of the FA if any, is grouped in the State of the Part of th
Dists (tits 28-31), bipassing the cache. The word returned by the device is placed in rit. The EA sent to the device must be word aligned.	Opcode	External Control Instructions	Details
Section   Sect	eciwx rD,rA,rB	External Control Input Word Indexed	ID bits (bits 28-31), bypassing the cache. The word returned by the device is placed in r0. The EA sent to the device must be word aligned.  If the EA/RE[  = 0, add set access exception is invoked, with bit 1 of 10 SISR set b1, and to if 6 cleared to 0 b) indicate that the exception occurred during a load operation.  The edwx instruction is supported for EAs that reference ordinary memory segments (SR[T] = 0), for EAs mapped by BAT registers, and for EAs generated when MSR[DT] = 0. The instruction is treated as a no- ofor EAs in I/O controller inferface segments (SR[T] = 1).
mo-op No-Op (equivalent to ori 0,0,0)  li rD, value Load Immediate Load a 16-bit signed immediate value into rA (equivalent to addi rA,0,value)  lis rD, value Load Shifted Immediate Load a 16-bit signed immediate value, shifted left by 16 bits, into rA (equivalent to addis rA,0,value)  la rD,SIMM(rA) Load Address equivalent to addi rD,rA,SIMM  la rD,v Load Address   If the variable v is located at offset SIMMv bytes from the address in register rv, and the assembler has been told to use register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv)  mr rA,rS   Move Register   Move Register   Move Register rV   (equivalent to or rA,rS,rS)	ecowx rS,rA,rB	External Control Output Word Indexed	identified by EAR(RIDI (resource ID) (bits 28-31). hypassing the cache. The EA sent to the device must be word aligned. If the EAR(RIE) = 0, adds a coses exception is invoked, with bit 1 of 10 SISRs set 1 or, and this feet to 1 bin identice that the exception occurred during a store operation. The coxw. instruction is supported for EAs that reference ordinary memory segments (SR[T] = 0), for EAs mapped by BAT registers, and for EAs generated when MSR[DT] = 0. The instruction is treated as a no- off or EAs in I/O controller inferface segments (SR[T] = 1).
li rD, value     Load Immediate     Load a 16-bit signed immediate value into rA (equivalent to addi rA,0,value)       lis rD, value     Load Shifted Immediate     Load a 16-bit signed immediate value, shifted left by 16 bits, into rA (equivalent to addis rA,0,value)       la rD,SIMM(rA)     Load Address     equivalent to addi rD,rA,SIMM       la rD,v     Load Address     lf the variable v is located at offset SIMMv bytes from the address in register rv, and the assembler has been told to use register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv)       mr rA,rS     Move Register     (equivalent to or rA,rS,rS)	Opcode	Miscellaneous Simplified Mnemonics	Details
lis rD,value     Load Shifted Immediate     Load a 16-bit signed immediate value, shifted left by 16 bits, into rA (equivalent to addis rA,0,value)       la rD,v     Load Address     equivalent to addi rD,rA,SIMMv bytes from the address in register rv, and the assembler has been told to use register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv)       mr rA,rS     Move Register     Move Register     (equivalent to or rA,rS,rS)	по-ор	No-Op	(equivalent to ori 0,0,0)
la rD,SIMM(rA) Load Address equivalent to addi rD,rA,SIMM Ia rD,v Load Address If the variable v is located at offset SIMMv bytes from the address in register rv, and the assembler has been told to use register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv) mr rA,rS Move Register	li rD,value	Load Immediate	Load a 16-bit signed immediate value into rA (equivalent to addi rA,0,value)
la rD,v Load Address Load Addre	lis rD,value	Load Shifted Immediate	Load a 16-bit signed immediate value, shifted left by 16 bits, into rA (equivalent to addis rA,0,value)
register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv)  mr rA,rS  Move Register  (equivalent to or rA,rS,rS)	la rD,SIMM(rA)	Load Address	equivalent to addi rD,rA,SIMM
	la rD,v	Load Address	register rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register rD. (equivalent to addi rD,rA,SIMMv)
not rA,rS Complement Register (equivalent to nor rA,rS,rS)	mr rA,rS		(equivalent to or rA,rS,rS)
	not rA,rS	Complement Register	(equivalent to nor rA,rS,rS)

Opcode Floating-Point Arithmetic Instructions

fadd frD,frA,frB	Floating-Point Add	The floating-point operand in register fix is added to the floating-point operand in register fix. If the most applicant bit of the resultant significant is not a one the result is remarked to the temperature of the resultant significant is not a one the result is remarked to the temperature of the resultant significant is not a one to report control of the floating-point outdings of the resultant significant is not a compared, and the significant accompanying the similar exponent is shifted right, with its exponent of the resultant significant is not a compared, and the significant accompanying the similar exponent is shifted right, with its exponent right of the resultant significant is not as a compared, and the significant accompanying the similar exponent is resulted in the significant is with a significant in the companion of the resultant significant is not as a compared to th
		occurs, the sum's significand is snifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when
fadd. frD,frA,frB	Floating-Point Add with CR Update.	The dor suffix enables the update of the condition register.
fadds frD,frA,frB	Floating-Point Add Single-Precision	The floating-point operand in register fis is added to the floating-point operand in register fis. If the most significant bit of the resultant significand is not a one, the result is roundland. The result is rounded to the target presion under control of the floating-point rounding control field RN of the FPSCR and placed into register fiD. Floating-point addition is based on exponent comparison and addition of the two significants. The exponents of the two operands are compared, and the significant accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significants are the added algebraically to form an intermediate sum. All 50 bits in the significant as well as all three guard bits (G, R, and X) enter in the computation. If a carry course, the sum's assignificant of shifted right the bits position and the exponent is increased by one. FPSCR[FPRF] is set but the dass and sign of the class and sign of the other positions when
fadds. frD,frA,frB	Floating-Point Single-Precision with CR Update.	The dot suffix enables the update of the condition register.
fsub frD,frA,frB	Floating-Point Subtract	The floating-point operand in register fils is subtracted from the floating-point operand in register file. If the most significant bit of the resultant significant is not a 1, the result is normalized. The result is rounded to the larget precision under control of the floating-point counting control field RN of the FPSCR and placed into register file. The exception file is deficient to the state of the floating-point counting control field RN of the FPSCR and placed into register file. The exception of the Floating-point counting of the result, except for invalid operation exceptions when
fsub. frD,frA,frB	Floating-Point Subtract with CR Update.	Point Add, except that the contents of register fifs participates in the operation with its sign bit (bit 0) inverted. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when The UDIT's uffix enables the update of the condition register.
fsubs frD,frA,frB	Floating-Point Subtract Single-Precision	The floating-point operand in register fits is subtracted from the floating-point operand in register fit. If the most significant bit of the results significant is not a 1, the result is normalized. The result is rounded to the target precision under control of the floating-point operand in register fit. The execution of the Floating-Point Subtract instruction is identical to that of Floating-
, ,	3	to the anglet precision under control or the mounting-point rounding control near RR or the Process and precision in the precision on the rounding-point countries under the point Add, except that the contents of register fifs participates in the operation with its sign bit (bit 0) inverted. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCRIVE 1 = 1.
fsubs. frD,frA,frB	Floating-Point Subtract Single-Precision with CR Update.	The dot suffix enables the update of the condition register.
fmul frD,frA,frC	Floating-Point Multiply	The floating-point operand in register fix is multiplied by the floating-point operand in register fix is multiplied by the floating-point operand in register fix is multiplied by the floating-point operand in register fix. If the most significant bit of the resultant significant is not a 1, the result is normalized. The result is rounded to the floating-point rounding control field RN of the FPSCR and piaced in or egister FID. Floating-point multiplication is based on exponent addition and multiplication of the significants. FPSCR[FPR] is set to the class and sign of the result, except for invalid operation exceptions where FPSCR[V] = 1.
fmul. frD,frA,frC	Floating-Point Multiply with CR Update.	Significance. Prockly-Print is set to the class and sign of the result, except for invalid operation exceptions when Prockly(ve) = 1.  The dot suffix enables the update of the condition register.
fmuls frD,frA,frC	Floating-Point Multiply Single-Precision	The floating-point operand in register fix is multiplied by the floating-point operand in register fix. If the most significant bit of the resultant significant is not a 1, the result is normalized. The result is normalized to the target precision under control of the floating-point rounding control field RN of the FFSOCR and piaced into register fix. Floating-point multiplication is based on exponent addition and multiplication of the significants. FFSOCR/FRFQ is set to the class and sign of the result, except for intend operation exceptions when FFSOCR/FQ is 1.
fmuls. frD,frA,frC	Floating-Point Multiply Single-Precision with CR Update.	significands. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.  The dot suffix enables the update of the condition register.
fdiv frD,frA,frB	Floating-Point Divide	The floating-point operand in register fit is divided by the floating-point operand in register fit. B. No remainder is preserved. If the most significant bit of the resultant significant is not a 1, the result is normalized.  The result is rounded to the target precision under control of the floating-point power fit in the PSOR and placed into register fit. Ploating-point division is based on exponent subtraction and
		division of the significands. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.
fdiv. frD,frA,frB fdivs frD,frA,frB	Floating-Point Divide with CR Update.	The dot suffix enables the update of the condition register.  The finaling-point operand in register fr\( \) is divided by the finaling-point operand in register fr\( \) No remainder is preserved. If the most significant bit of the resultant significant is not a 1 the result is normalized.
IUIVS IID,IIA,IID	Floating-Point Divide Single-Precision	The floating-point operand in register fish is divided by the floating-point operand in register fish. No emainder is preserved. If the most significant bit of the resultant point division is based on exponent subtraction and division of the significants. FPSCR[VE] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[VE] = 1.
fdivs. frD,frA,frB	Floating-Point Divide Single-Precision with CR Update.	The dot suffix enables the update of the condition register.
Opcode	Floating-Point Multiply-Add Instructions	Details  The fination-point operand in register fré is multiplied by the fination-point operand in register fré? The fination-point operand in register fré is added to this intermediate requil if the most significant bit of the
fmadd frD,frA,frC,frB	Floating-Point Multiply-Add	The floating-point operand in register fix is multiplied by the floating-point operand in register fix is added to this intermediate result. If the most significant bit of the results in normalized. The result is normalized into register fix.  FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1
fmadd. frD,frA,frC,frB	Floating-Point Multiply-Add with CR Update.	The dot suffix enables the update of the condition register.
fmadds frD,frA,frC,frB	Floating-Point Multiply-Add Single- Precision	The floating-point operand in register fiA is multiplied by the floating-point operand in register fiC. The floating-point operand in register fiB is added to this intermediate result. If the most significant bit of the result are sumitared. The result is rounded to the larget precision under control of the floating-point rounding control field RN of the FPSCR and placed into register frD. FPSCR[FYPE] = 1.  FPSCR[FYPE] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[FYPE] = 1.
fmadds. frD,frA,frC,frB	Floating-Point Multiply-Add Single-Precision with CR Update	
fmsub frD,frA,frC,frB	Floating-Point Multiply-Subtract	The floating-point operand in register fix is multiplied by the floating-point operand in register fix is multiplied by the floating-point operand in register fix is subtracted from this intermediate result. If the most significant bit of the assulters' intermediate on the result is removed in the secondary control (Fixed Indigenous) or transfer of the fixed intermediate result is removed in the secondary control (Fixed Indigenous) or transfer of the fixed intermediate result is removed in the secondary control (Fixed Indigenous) or transfer of the fixed intermediate result is removed in the secondary control (Fixed Indigenous) or transfer of the fixed intermediate result is removed in the secondary control (Fixed Indigenous) or transfer of the fixed Indigenous or transfer of the Indigenous or transfer of the Indigenous or transfer of the Indigenous or the Indigenous or the Indigenous or transfer or the Indigenous or
5	Floating Daint Multiple Coultmant with CD Hadata	the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into register fiD. FPSCR[PFPF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VF] = 1.
fmsub. frD,frA,frC,frB fmsubs frD,frA,frC,frB	Floating-Point Multiply-Subtract with CR Update.  Floating-Point Multiply-Subtract Single-Precision	The dot suffix enables the update of the condition register.  The floating-point operand in register frA is multiplied by the floating-point operand in register frB is subtracted from this intermediate result. If the most significant bit of
	<u> </u>	The industryconic updated in register in its implicit of the result is register in register. In the little state of the result is remained result, in the most significant out of the result is remained result in remained remained result in remained result in remained
fmsubs. frD,frA,frC,frB	Floating-Point Multiply-Subtract Single-Precision + CR Udt.	The dot suffix enables the update of the condition register.  The fleating-order operaring incentiate the instruction of the condition register for the fleating-order operaring in centage the first product of the fleating-order operaring in centage the first production operaring in
fnmadd frD,frA,frC,frB	Floating-Point Negative Multiply-Add	The floating-point operand in register fis is multiplied by the floating-point operand in register fis. The floating-point operand in register fis is added to this intermediate result. If the most significant bit of the requisit significant is not on the lessel is normalized. The result is nounded to the floating-point of the floating-point inconding control field RN of the FPSCR, then negated and placed into register fib. This instruction produces the same result as would be obtained by using the floating-point multiply-add restruction and then negating the result, with the following exceptions:  **QNAINS** propagate with no effect on their sign bit.  **QNAINS** propagate with no effect on th
formedd frD frA frC frD	Floating Point Negative Multiply Add with CD Undete	SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the "sign" bit of the SNaN. FPSCR[PPF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.  The last a view of the complete of the comple
fnmadd. frD,frA,frC,frB fnmadds frD,frA,frC,frB	Floating-Point Negative Multiply-Add with CR Update.  Floating-Point Negative Multiply-Add Single-Precision	The dot suffix enables the update of the condition register.  The floating-point operand in register fix is multiplied by the floating-point operand in eigster fix is added to this intermediate result.  If the most significant bit of the resultant significant is not at one the result is insufficial. The result is cruarided to the larget precision under control of the floating-point rounding control field RN of the FPSCR.
illinadas IID,IIA,IIO,IID	Tioating-Former Negative Multiply-Add Olligie-Freeision	
		This instruction produces the same result as would be obtained by using the floating-point multiply-add instruction and then negating the result, with the following exceptions:  • ONA's propagate with no effect on their sign bit.  • ONA's propagate with no effect on their sign bit.
		- ONaNs that are generated as the result of a disabled invalid operation exception have a "sign" bit of zero SNaNs that are converted to ONaNs as the result of a disabled invalid operation exception reliable the sign" bit of the SNaN PSCR[FPRF] is so to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.
fnmadds. frD,frA,frC,frB		The dot suffix enables the update of the condition register.
fnmsub frD,frA,frC,frB	Floating-Point Negative Multiply-Subtract	The floating-point operand in register fish is multiplied by the floating-point operand in register fish is multiplied by the floating-point operand in register fish is subtracted from this intermediate result. If the most significant but of the results insplicated is not a one the result is normalized. The result is nounded to the target precision under control of the floating-point number of the floating-point register fish. This instruction produces the same result as would be obtained by using the floating-point multiply-subtract instruction and then negating the result, with the following exceptions:
		ONA's propagate with no effect on their sign bit.     ONA's bit hat are generated as the result of a disabled invalid operation exception have a sign bit of zero.     SNAIsh that are convented to ONA's as the result of a disabled invalid operation exception retain the sign bit of the SNAI.
fnmsub. frD,frA,frC,frB	Floating-Point Negative Multiply-Subtract with CR Update.	The Got sum k enables the update or the condition register.
fnmsubs frD,frA,frC,frB	Floating-Point Negative Multiply-Subtract Single-Precision	The floating-point operand in register fix is multiplied by the floating-point operand in register the is subtracted from this intermediate result. If the most significant but of the results insplicand is not a one the result is nominitable. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into register fit. This instruction produces the same result as would be obtained by using the floating-point multiply-subtract instruction and then negating the result, with the following representations:
		ONa's propagate with no effect on their "sign" bit.     ONa's that are generated as the result of a disabled invalid operation exception have a "sign" bit of zero.     SNaNs that are converted to ONA's as the result of a disabled invalid operation exception retain the "sign" bit of the SNaN.
fnmsubs. frD,frA,frC,frB	Single-Precision with CR Update.	The Borsumix enables the aparter or the condition register of France of the condition register o
Opcode	Floating-Point Rounding and Conversion Instructions	Details
frsp frD,frB	Floating-Point Round to Single-Precision	If it is already in single-precision range, the floating-point operand in register frB is placed into register frD. Otherwise the floating-point operand in register frB is rounded to single-precision using the rounding mode specified by FPSCR[RN] and placed into register frD. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.
frsp. frD,frB	Floating-Point Round to Single-Precision with CR Update.	The dot suffix enables the update of the condition register.  The feath condition register the state of the condition register.  The feath condition register register the 32-bit densities the state of
fctiw frD,frB	Floating-Point Convert to Integer Word	The floating-point operand in register fifs is converted to a 32-bit signed integer, using the rounding mode specified by FPSCR[RN], and placed in bits 32-63 of register fif to 8 are undefined. If the operand in register fif is greater than 231 – 1, bits 3-63 of register fif to see to 47FF. FFF. If the operand in register fif is less barn –3 bits 32-63 of register fif to a rest to x *8000_0000*. Except for the personal control invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[F] is set if the result is incremented when rounded. FPSCR[F] is set if the result is incremented when rounded.
fctiw. frD,frB	Floating-Point Convert to Integer Word with CR Update.	The dot suffix enables the update of the condition register.
fctiwz frD,frB	Floating-Point Convert to Integer Word with Round Toward	The floating-point operand in register fits is converted to a 32-bit signed integer, using the rounding mode Round toward Zero, and placed in bits 32-63 of register fit. Bits 0-31 of register fitD are undefined. If the operand in register fits is ess than -2.3 h, at 32-63 of register fit D are under 10 miles greater than 2.5 in -1, bits 32-63 of register fitD are undefined. PROVIDER 10 miles are undering the second of
t.e (D (D	Zero	rounded. FPSCR[Fi] is set if the result is inexact.
fctiwz. frD,frB	Floating-Point Compare Instructions	The dot suffix enables the update of the condition register.
Opcode fcmpu crfD,frA,frB	Floating-Point Compare Instructions Floating-Point Compare Unordered	The floating-point operand in register fix is compared to the floating-point operand in register fix. The result of the compare is placed into CR field or/D and the FPCC. If an operand is a NaN, either quiet or signaling, CR field or/D and the FPCC are set to reflect unordered. If an operand is a Signaling NaN, VXSNAN is set.
fcmpo crfD,frA,frB	Floating-Point Compare Ordered	signaling, CR field orth and the FPCC are set to reflect unordered. If an operand is a Signaling Nat.VXSNAN is set.  The floating-point operand in register fix is compared to the floating-point operand in register fix is compared to the floating-point operand is a Signaling Nat.VXSNAN is set, and if invalid operation is disabled (VE = 0) then VXVC is set. Otherwise, if an operand is a Signaling Nat.VXSNAN is set, and if invalid operation is disabled (VE = 0) then VXVC is set. Otherwise, if an operand is a
-	·	Quiet NaN, VXVC is set.
Opcode mffe frD	Floating-Point Compare Instructions	Details  The contents of the EDSCD are placed into hits 22, 62 of register FD in the 604, hits 0, 24 of fleeting point register FD are not
mffs frD	Move from FPSCR	The contents of the FPSCR are placed into bits 32–63 of register frD.In the 601, bits 0–31 of floating-point register frD are set to the value x'FFFF_FFFF.
mffs. frD	Move from FPSCR with CR Update.	The dot suffix enables the update of the condition register.
mcrfs crfD,crfS	Move to Condition Register from FPSCR	The contents of FPSCR field specified by operand crfS are copied to the CR field specified by operand crfD. All exception bits copied are cleared to zero in the FPSCR.
mtfsfi crfD,IMM	Move to FPSCR Field Immediate	The value of the IMM field is placed into FPSCR field ortD. All other FPSCR fields are unchanged When FPSCR[0–3] is specified, bits 0 (FX) and 3 (DX) are set to the values of IMM[0] and IMM[3] (that is, even if this instruction causes OX to change from 0 to 1, FX is set from IMM[0] and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1).  Bits 1 and 2 (FEX and VX) are set according to the usual rule, and not from IMM[1–2].
mtfsfi. crfD,IMM	Move to FPSCR Field Immediate with CR Update.	The dot suffix enables the update of the condition register.
mtfsf FM,frB	Move to FPSCR Fields	Bits 32-63 of register frB are placed into the FPSCR under control of the field mask specified by FM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If FM = 1 then FPSCR field (iFPSCR bits 4 * i through 4 * i * 43) is set to the contents of the corresponding field of the low-order 32 bits of recister frB. When FPSCR0-3 is specified bits 0 iFX1 and 3 iOX1 are set in the values of
		Bits 32-63 of register HS are placed into the FPSCR nucleic control of the field mask specified by FM. The feel mask identifies the 4-bit field affected. Left be an integer in the range 0.7-If FM = 1 here FPSCR field (IFPSCR IN the 4- I through 4-i 4-j) is set to the controlling field of the low over-22 bits of integer in the PSCR[0]-6-ii and 3 (OX) are set to the values of field 25 and field [FPSCR IN through 4-i 1]-6 and 3 (OX) are set to the values of field 25 and field [FPSCR IN through 4-i 1]-6 and 3 (OX) are set to the values of field 25 and field [FPSCR IN through 4-i 1]-6 and 3 (OX) are set to the values of field 25 and field [FPSCR IN through 4-i 1]-6 and 3 (OX) are set to the values of field 25 and field [FPSCR IN through 4-i 1]-6 and 3 (OX) are set to the values of field 25 and 5 an
mtfsf. FM,frB	Move to FPSCR Fields with CR Update.	The dot suffix enables the update of the condition register. In other PowerPC implementations, the mtfsf instruction may perform more slowly when only a portion of the fields are updated. This is not the case in the 601.
mtfsb0 crbD	Move to FPSCR Bit 0	The bit of the FPSCR specified by operand crbD is cleared to 0. Bits 1 and 2 (FEX and VX) cannot be explicitly reset.
mtfsb0. crbD	Move to FPSCR Bit 0 with CR Update.	The dot suffix enables the update of the condition register.
mtfsb1 crbD	Move to FPSCR Bit 1	The bit of the FPSCR specified by operand crbD is set to 1. Bits 1 and 2 (FEX and VX) cannot be reset explicitly.
mtfsb1. crbD	Move to FPSCR Bit 1 with CR Update.	The dot suffix enables the update of the condition register.

Super-H						
Opcode	Instruction	Description	Function			Example
ADD Rm,Rn ADD #imm,Rn	ADD Binary ADD Binary	Adds general register Rn data to Rm data, and stores the result in Rn 8-bit immediate data can be added instead of Rm data. Since the 8-bit immediate data	$Rm + Rn \rightarrow Rn$ $Rn + \#imm \rightarrow Rn$		1 1	ADD R0,R1 ADD #H'01,R2
ADDC Rm,Rn	ADD with Carry	is sign-extended to 32 bits, this instruction can add and subtract immediate data. Adds Rm data and the T bit to general register Rn data, and stores the result in Rn. The		0011nnnnmmmm1110 Carry	1	ADDC R3,R1
ADDV Rm,Rn	ADD with V Flag Overflow	T bit changes according to the result.  Adds general register Rn data to Rm data, and stores the result in Rn. If an overflow	$carry \rightarrow T$ $Rn + Rm \rightarrow Rn,$	0011nnnnmmmm1111 Ovfw	1	ADDV R0,R1
AND Rm,Rn	Check AND Logical	occurs, the T bit is set to 1. Logically ANDs general registers Rn and Rm, and stores the result in Rn.	overflow $\rightarrow$ T Rn & Rm $\rightarrow$ Rn		1	AND RO,R1
AND #imm,R0 AND.B #imm,@(R0,GBR)	AND Logical  AND Logical	The contents of general register R0 can be ANDed with zero-extended 8-bit immediate 8-bit memory data pointed to by GBR relative addressing can be ANDed with 8-bit	(R0 + GBR) & imm		1 3	AND #H'0F,R0 AND.B #H'80,@(R0,GBR)
BF label	Branch if False	immediate data.  Reads the T bit, and conditionally branches. If T = 0, it branches to the branch destination address. If T = 1, BF executes the next instruction. The branch destination is	→ (R0 + GBR) When T = 0, disp × 2 + PC → PC; s When T = 1, nop	10001011dddddddd -	3/1	BF TRGET_F
BF/S label	Branch if False with Delay Slot	an address specified by PC + displacement. Reads the T bit and conditionally branches. If $T = 0$ , it branches after executing the nex instruction. If $T = 1$ , BF/S executes the next instruction. The branch destination is an	• •	100011111ddddddddd -	2/1	BF/S TRGET_F
BRA label	Branch	address specified by PC + displacement. Branches unconditionally after executing the instruction following this BRA instruction. The branch destination is an address specified by PC + displacement	disp × 2 + PC → PC	1010ddddddddddd -	2	BRA TRGET
BRAF Rm	Branch Far	However, in this case it is used for address calculation.  Branches unconditionally. The branch destination is PC + the 32-bit contents of the	$Rm + PC \to PC$	0000mmmm00100011 -	2	
BSR label	Branch to Subroutine	general register Rm.  Branches to the subroutine procedure at a specified address. The PC value is stored in the PR, and the program branches to an address specified by PC + displacement However, in this case it is used for address calculation.	$PC \rightarrow PR$ , disp × 2+ $PC \rightarrow PC$		2	BSR TRGET
BSRF Rm	Branch to Subroutine Far	Branches to the subroutine procedure at a specified address after executing the instruction following this BSRF instruction. The PC value is stored in the PR.	$PC \to PR,Rm + PC \to PC$		2	BRSF R0
BT label BT/S label	Branch if True  Branch if True with Delay	Reads the T bit, and conditionally branches. If T = 1, BT branches. If T = 0, BT executes the next instruction. The branch destination is an address specified by PC + displacement.  Reads the T bit and conditionally branches. If T = 1, BT/S branches after the	When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 0, nop When T = 1,disp $\times$ 2 + PC $\rightarrow$ PC;		2/1	BT TRGET_T  BT/S TARGET_T
	Slot	following instruction executes. If $T = 0$ , BT/S executes the next instruction. The branch destination is an address specified by PC + displacement	When T = 0, nop			_
CLRMAC CLRT	Clear MAC Register Clear T Bit	Clear the MACH and MACL Register. Clears the T bit.	0 → MACH, MACL 0 → T	0000000000001000 -	1	CLRMAC CLRT
CMP/EQ Rm,Rn CMP/GE Rm,Rn	Compare Conditionally Compare Conditionally	If Rn = Rm, T = 1 If Rn • Rm with signed data, T = 1	When Rn = Rm,1 $\rightarrow$ T When signed and Rn • Rm, 1 $\rightarrow$ T	0011nnnnmmmm0000 resit 0011nnnnmmmm0011 resit		CMP/GE R0,R1
CMP/GT Rm,Rn CMP/HI Rm,Rn	Compare Conditionally Compare Conditionally	If Rn > Rm with signed data, T = 1 If Rn > Rm with unsigned data, T = 1	When signed and Rn > Rm, 1 → T When unsigned and Rn > Rm, 1 → T	0011nnnnmmmm0111 resit 0011nnnnmmmm0110 resit	1	
CMP/HS Rm,Rn	Compare Conditionally	If Rn • Rm with unsigned data, T = 1	When unsigned and Rn • Rm, 1 $\rightarrow$ T	0011nnnnmmmm0010 resit	1	CMP/HS R0,R1
CMP/PL Rn CMP/PZ Rn	Compare Conditionally Compare Conditionally	If $Rn > 0$ , $T = 1$ If $Rn \cdot 0$ , $T = 1$	When Rn > 0, 1 $\rightarrow$ T When Rn • 0, 1 $\rightarrow$ T	0100nnnn00010101 resit 0100nnnn00010001 resit	1	
CMP/STR Rm,Rn CMP/EQ #imm,R0	Compare Conditionally Compare Conditionally	If a byte in Rn equals a byte in Rm, T = 1 If R0 = imm, T = 1	When byte in Rn = byte in Rm, $1 \rightarrow T$ When R0 = imm, $1 \rightarrow T$	0010nnnnmmmm1100 resit 10001000iiiiiiii resit		CMP/STR R2,R3
DIVOS Rm,Rn	Divide Step 0 as Signed	DIVOS is an initialization instruction for signed division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for	MSB of Rn $\rightarrow$ Q, MSB of Rm $\rightarrow$ M,M^Q $\rightarrow$ T	0010nnnnmmmm0111 resit		DIV0S R0,R1
DIVOU	Divide Step 0 as Unsigned	each bit after this instruction. DIVOU is an initialization instruction for unsigned division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for	$0 \to M/Q/T$	000000000011001 0	1	DIV0U
DIV1 Rm,Rn	Divide 1 Step	each bit after this instruction.  Uses single-step division to divide one bit of the 32-bit data in general register Rn (dividend) by Rm data (divisor). It finds a quotient through repetition either	1 step division (Rn ÷ Rm)	0011nnnnmmmm0100 resit	1	DIV1 R0,R1
DMULS.L Rm,Rn	Double-Length Multiply as	independently or used in combination with other instructions. During this repetition, do not rewrite the specified register or the M, Q, and T bits.  Performs 32-bit multiplication of the contents of general registers Rn and Rm, and	With sign,Rn × Rm	0011nnnnmmmm1101 -	2-4	DMULS.L R0,R1
DMULU.L Rm,Rn	Signed  Double-Length Multiply as	stores the 64-bit results in the MACL and MACH register. The operation is a signed arithmetic operation.  Performs 32-bit multiplication of the contents of general registers Rn and Rm, and	→MACH, MACL  Without sign,Rn × Rm	0011nnnnmmmm0101 -	2-4	DMULU.L R0,R1
<b>DT</b> Rn	Unsigned  Decrement and Test	stores the 64-bit results in the MACL and MACH register. The operation is an unsigned arithmetic operation.  The contents of general register Rn are decremented by 1 and the result compared to	$Rn - 1 \rightarrow Rn;$ When $Rn is 0,1 \rightarrow T,$	0100nnnn00010000 resit	1	DT R5
EXTS.B Rm,Rn	Extend as Signed	0 (zero). When the result is 0, the T bit is set to 1. When the result is not zero, the T bit is set to 0.  Sign-extends general register Rm data, and stores the result in Rn	when Rn is nonzero, $0 \rightarrow T$ Sign-extend Rm from byte $\rightarrow$ Rn	0110nnnnmmmm1110 -	1	EXTS.B R0,R1
EXTS.W Rm,Rn	Extend as Signed	Sign-extends general register Rm data, and stores the result in Rn	Sign-extend Rm from word → Rn	0110nnnnmmmm1111 -	1	EXTS.W R0,R1
EXTU.B Rm,Rn EXTU.W Rm,Rn	Extend as Unsigned Extend as Unsigned	Zero-extends general register Rm data, and stores the result in Rn. Zero-extends general register Rm data, and stores the result in Rn.	Zero-extend Rm from byte → Rn Zero-extend Rm from word → Rn	0110nnnnmmmm1101 -	1	EXTU.B R0,R1 EXTU.W R0,R1
JMP @Rm JSR @Rm	Jump Jump to Subroutine	Branches unconditionally to the address specified by register indirect addressing. The branch destination is an address specified by the 32-bit data in general register Rm. Branches to the subroutine procedure at the address specified by register indirect addressing. The PC value is stored in the PR. The jump destination is an address	$Rm \rightarrow PC$ $PC \rightarrow PR, Rm \rightarrow PC$		2	JMP @R0 JSR @R0
LDC Rm,SR	Load to Control Register	specified by the 32-bit data in general register Rm. The stored/saved PC is the address four bytes after this instruction.  Store the source operand into control register	Rm → SR	0100mmmm00001110 LSB	1	LDC R0,SR
LDC Rm,GBR	Load to Control Register	Store the source operand into control register	$Rm \rightarrow GBR$	0100mmmm00011110 -	1	
LDC Rm,VBR LDC Rm,MOD	Load to Control Register Load to Control Register	Store the source operand into control register Store the source operand into control register	$Rm \rightarrow VBR$ $Rm \rightarrow MOD$	0100mmmm00101110 - 0100mmmm01011110 -	1	
LDC Rm,RE LDC Rm,RS	Load to Control Register Load to Control Register	Store the source operand into control register Store the source operand into control register	$Rm \rightarrow RE$ $Rm \rightarrow RS$	0100mmmm01101110 -	1	
LDC.L @Rm+,SR LDC.L @Rm+,GBR	Load to Control Register Load to Control Register	Store the source operand into control register Store the source operand into control register	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	0100mmmm00000111 LSB	3	LDC.L @R15+,GBR
LDC.L @Rm+,VBR	Load to Control Register	Store the source operand into control register	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	0100mmmm00100111 -	3	
LDC.L @Rm+,MOD LDC.L @Rm+,RE	Load to Control Register	Store the source operand into control register Store the source operand into control register	$(Rm) \rightarrow MOD, Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow RE, Rm + 4 \rightarrow Rm$	0100mmmm01110111 -	3	
LDC.L @Rm+,RS LDRE @(disp,PC)	Load to Control Register Load Effective Address to	Store the source operand into control register Stores the effective address of the source operand in the repeat end register RE. The	$(Rm) \rightarrow RS, Rm + 4 \rightarrow Rm$ disp × 2 + PC $\rightarrow$ RE		3 1	LDRE END
LDRS @(disp,PC)	RE Register Load Effective Address to	effective address is an address specified by PC + displacement.  Stores the effective address of the source operand in the repeat start register RS. The	disp × 2 + PC→ RS		1	LDRS STA
LDS Rm,MACH	RS Register Load to System Register	effective address is an address specified by PC + displacement.  Store the source operand into the system register MACH, MACL, or PR or the DSP	$Rm \rightarrow MACH$	0100mmmm00001010 -	1	
LDS Rm,MACL LDS Rm,PR	Load to System Register Load to System Register	register DSR, A0, X0, X1, Y0, or Y1. When A0 is designated as the destination, the MSB of the data is copied into A0G.	Rm → MACL Rm → PR	0100mmmm00011010 -	1	LDS R0,PR
LDS Rm,DSR	Load to System Register	•	$Rm \rightarrow DSR$	0100mmmm01101010 -	1	
LDS Rm,X0 LDS Rm,X0	Load to System Register Load to System Register		$Rm \rightarrow A0$ $Rm \rightarrow X0$	0100mmmm10001010 -	1	
LDS Rm,X1 LDS Rm,Y0	Load to System Register Load to System Register		$Rm \rightarrow X1$ $Rm \rightarrow Y0$		1	
LDS Rm,Y1 LDS.L @Rm+,MACH	Load to System Register Load to System Register	Store the source operand into the system register MACH, MACL, or PR or the DSP	$Rm \rightarrow Y1$ $(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	0100mmmm10111010 -	1	
LDS.L @Rm+,MACL	Load to System Register	Store the source operand into the system register MACH, MACL, or PR of the DSP register DSR, A0, X0, X1, Y0, or Y1. When A0 is designated as the destination, the MSB of the data is copied into A0G.	$(Rm) \rightarrow MACL,Rm + 4 \rightarrow Rm$	0100mmmm00010110 -	1	LDS.L @R15+,MACL
LDS.L @Rm+,PR LDS.L @Rm+,DSR	Load to System Register Load to System Register	mod of the data is copied title Aug.	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow DSR, Rm + 4 \rightarrow Rm$	0100mmmm01100110 -	1	
LDS.L @Rm+,A0 LDS.L @Rm+,X0	Load to System Register Load to System Register		$(Rm) \rightarrow A0,Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow X0,Rm+4 \rightarrow Rm$		1	
LDS.L @Rm+,X1 LDS.L @Rm+,Y0	Load to System Register Load to System Register		$(Rm) \rightarrow X1,Rm+4 \rightarrow Rm$ $(Rm) \rightarrow Y0,Rm+4 \rightarrow Rm$	0100nnnn10010110 -	1	
LDS.L @Rm+,Y1	Load to System Register	Does signed multiplication of 22 hit approach - http://www.	$(Rm) \rightarrow Y1, Rm+4 \rightarrow Rm$	0100nnnn10110110 -	1	MACI ADO ADO
MAC.L @Rm+,@Rn+	Multiply and Accumulate Calculation Long	Does signed multiplication of 32-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 64-bit result is added to contents of the MAC	Signed operation (Rn) × (Rm) + MAC→ MAC	0000nnnnmmm1111 -	3/2-4	MAC.L @R0+,@R1+
MAC.W @Rm+,@Rn+ MAC @Rm+,@Rn+	Multiply and Accumulate Calculation Word	register, and the final result is stored in the MAC register. Every time an operand is read, they increment Rm and Rn by four.  Does signed multiplication of 16-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 32-bit result is added to contents of the MAC	With sign, (Rn) × (Rm) + MAC → MAC	0100nnnnmmmm1111 -	3/2-4	MAC.W @R0+,@R1+
MOV Rm,Rn	Move Data	register, and the final result is stored in the MAC register. Rm and Rn data are incremented by 2 after the operation.  Transfers the source operand to the destination. When the operand is stored in	$Rm \rightarrow Rn$	0110nnnnmmmm0011 -	1	MOV R0,R1
MOV.B Rm,@Rn	Move Data	memory, the transferred data can be a byte, word, or longword. Loaded data from memory is stored in a register after it is sign-extended to a longword.	$Rm \rightarrow (Rn)$	0010nnnnmmmm0000 -	1	
MOV.W Rm,@Rn MOV.L Rm,@Rn	Move Data Move Data	monor, a stored in a register after it is significational to a fullyword.	$Rm \rightarrow (Rn)$ $Rm \rightarrow (Rn)$	0010nnnnmmmm0010 -	1	MOV.W R0,@R1
MOV.B @Rm,Rn MOV.W @Rm,Rn	Move Data Move Data		(Rm) → sign extension → Rn (Rm) → sign extension → Rn		1	
MOV.L @Rm,Rn MOV.B Rm,@–Rn	Move Data Move Data		$(Rm) \rightarrow Rn$ $Rn - 1 \rightarrow Rn, Rm \rightarrow (Rn)$	0110nnnmmmmm0010 -	1	
MOV.W Rm,@-Rn	Move Data		$Rn - 2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0101 -	1	MOV.W R0,@-R1
MOV.L Rm,@-Rn MOV.B @Rm+,Rn	Move Data Move Data		$Rn - 4 \rightarrow Rn, Rm \rightarrow (Rn)$ $(Rm) \rightarrow sign ext \rightarrow Rn, Rm + 1 \rightarrow Rm$	0110nnnmmmm0100 -	1	MOV.B @R0,R1
MOV.W @Rm+,Rn MOV.L @Rm+,Rn	Move Data Move Data		$(Rm) \rightarrow sign \ ext \rightarrow Rn, \ Rm + 2 \rightarrow Rm$ $(Rm) \rightarrow Rn, \ Rm + 4 \rightarrow Rm$		1	MOV.L @R0+,R1
MOV.B Rm,@(R0,Rn) MOV.W Rm,@(R0,Rn)	Move Data Move Data		$Rm \rightarrow (R0 + Rn)$ $Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100 -	1	MOV.B R1,@(R0,R2)
MOV.L Rm,@(R0,Rn)	Move Data		$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0110 -	1	
MOV.B @(R0,Rm),Rn MOV.W @(R0,Rm),Rn	Move Data Move Data		(R0 + Rm) → sign extension → Rn (R0 + Rm) → sign extension → Rn	0000nnnnmmm1101 -	1	MOV.W @(R0,R2),R1
MOV.L @(R0,Rm),Rn MOV #imm,Rn	Move Data Move Immediate Data	Stores immediate data, sign-extended to a longword, into general register Rn.	$(R0 + Rm) \rightarrow Rn$ $imm \rightarrow sign \ extension \rightarrow Rn$	1110nnnniiiiiii -	1	MOV #H'80,R1
MOV.W @(disp,PC),Rn	Move Immediate Data	Stores immediate data, sign-extended to a longword, into general register Rn.	$(disp \times 2 + PC) \to sign \; ext \to Rn$	1001nnnndddddddd -	1	MOV.W IMM,R2

MOV.L @(disp,PC),Rn	Move Immediate Data	Stores immediate data, sign-extended to a longword, into general register Rn.	(disp × 4 + PC) → Rn	1101nnnndddddddd -	1	MOV.L @(4,PC),R3
MOV.E @(disp,FC),R11 MOV.B @(disp,GBR),R0 MOV.W @(disp,GBR),R0	Move Peripheral Data Move Peripheral Data	Transfers the source operand to the dest. Designed for the peripheral module area.	$(\text{disp} \times 4 + \text{PC}) \rightarrow \text{RI}$ $(\text{disp} + \text{GBR}) \rightarrow \text{sign ext} \rightarrow \text{R0}$ $(\text{disp} \times 2 + \text{GBR}) \rightarrow \text{sign ext} \rightarrow \text{R0}$	11000100dddddddd - 11000101dddddddd -	1	MOV.E @(4,FC),R3
MOV.L @(disp,GBR),R0	Move Peripheral Data	Transfers the source operand to the dest. Designed for the peripheral module area. Transfers the source operand to the dest. Designed for the peripheral module area. Transfers the source operand to the dest. Designed for the peripheral module area.	$(disp \times 4 + GBR) \rightarrow R0$ $R0 \rightarrow (disp + GBR)$	11000101dddddddd - 11000000dddddddd -	1	MOV.L @(2,GBR),R0
MOV.B R0,@(disp,GBR) MOV.W R0,@(disp,GBR)		Transfers the source operand to the dest. Designed for the peripheral module area.	$R0 \rightarrow (disp \times 2 + GBR)$	11000001dddddddd -	1	MOV.B R0,@(1,GBR)
MOV.L R0,@(disp,GBR) MOV.B R0,@(disp,Rn)	Move Peripheral Data Move Structure Data	Transfers the source operand to the dest. Designed for the peripheral module area.  Transfers the source operand to the dest. Designed for structure or a stack.	$R0 \rightarrow (disp \times 4 + GBR)$ $R0 \rightarrow (disp + Rn)$	11000010ddddddd - 10000000nnnndddd -	1	
MOV.W R0,@(disp,Rn) MOV.L Rm,@(disp,Rn)	Move Structure Data Move Structure Data	Transfers the source operand to the dest. Designed for structure or a stack.  Transfers the source operand to the dest. Designed for structure or a stack.	$R0 \rightarrow (disp \times 2 + Rn)$ $Rm \rightarrow (disp \times 4 + Rn)$	10000001nnnnddd - 0001nnnnmmmmdddd -	1	MOV.L R0,@(H'F,R1)
MOV.B @(disp,Rm),R0 MOV.W @(disp,Rm),R0	Move Structure Data Move Structure Data	Transfers the source operand to the dest. Designed for structure or a stack. Transfers the source operand to the dest. Designed for structure or a stack.	$ \begin{array}{l} (\text{disp} + \text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{R0} \\ (\text{disp} \times 2 + \text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{R0} \end{array} $	10000100mmmmdddd - 10000101mmmmdddd -	1	
MOV.L @(disp,Rm),Rn	Move Structure Data	Transfers the source operand to the dest. Designed for structure or a stack.	(disp × 4 + Rm) → Rn	0101nnnnmmmmdddd -	1	MOV.L @(2,R0),R1
MOVA @(disp,PC),R0	Move Effective Address	Stores the effective address of the source operand into general register R0. The 8-bit displacement is zero-extended and quadrupled	disp × 4 + PC → R0	11000111dddddddd - 0000nnnn00101001 -	1	MOVA @(0,PC),R0
MOVT Rn MUL.L Rm,Rn	Move T Bit  Multiply Long	Stores the T bit value into general register Rn. When T = 1, 1 is stored in Rn, and when T = 0, 0 is stored in Rn.  Performs 32-bit multiplication of the contents of general registers Rn and Rm, and	$T \rightarrow Rn$ $Rn \times Rm \rightarrow MACL$	0000nnnnmmmm0111 -	2-4	MOVT R0 MULL R0,R1
MOLL RIII, RII	Walapiy Long	stores the bottom 32 bits of the result in the MACL register. The MACH register data does not change.	INI A INII — MAGE	000011111111111111111111111111111111111	2-4	WOLE NO,N
MULS.W Rm,Rn MULS Rm,Rn	Multiply as Signed Word	Performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The operation is signed and the MACH	Signed operation, Rn × Rm $\rightarrow$ MACL	0010nnnnmmm1111 -	1-3	MULS R0,R1
MULU.W Rm,Rn	Multiply as Unsigned Word	register data does not change.  Performs 16-bit multiplication of the contents of general registers Rn and Rm, and	Unsigned, Rn × Rm → MACL	0010nnnnmmmm1110 -	1-3	MULU R0,R1
MULU Rm,Rn		stores the 32-bit result in the MACL register. The operation is unsigned and the MACH register data does not change.				
NEG R0,R1	Negate	Takes the two's complement of data in general register Rm, and stores the result in Rn. This effectively subtracts Rm data from 0, and stores the result in Rn.	$0 - Rm \rightarrow Rn$	0110nnnnmmmm1011 -	1	NEG R0,R1
NEGC Rm,Rn	Negate with Carry	Subtracts general register Rm data and the T bit from 0, and stores the result in Rn. If a borrow is generated, T bit changes accordingly. This instruction is used for inverting the plan of the property of	$0 - Rm - T \rightarrow Rn, Borrow \rightarrow T$	0110nnnnmmmm1010 -	1	NEGC R1,R1
NOP	No operation	the sign of a value that has more than 32 bits.  Increments the PC to execute the next significant.  Takes the application that the property contents and above the result in Party.	No operation	00000000000001001 - 0110nnnnmmmm0111 -	1	NOP NOT BO B4
NOT Rm,Rn OR Rm.Rn	OR Logical	t Takes the one's complement of general register Rm data, and stores the result in Rn. This effectively inverts each bit of Rm data and stores the result in Rn. Logically ORs the contents of general registers Rn and Rm, and stores the result in	$\sim$ Rm → Rn Rn   Rm → Rn	0010nnnnmmmm1011 -	1	NOT R0,R1 OR R0.R1
OR #imm,R0	OR Logical	Rn. The contents of general register RO can also be ORed with zero-extended 8-bit immediate data, or 8-bit memory data accessed by using indirect indexed GBR	R0   imm $\rightarrow$ R0 (R0 + GBR)   imm $\rightarrow$ (R0 + GBR)	11001011111111111 - 11001111111111111 -	1	OR #H'F0,R0
OR.B #imm,@(R0,GBR)  ROTCL Rn	OR Logical	addressing can be ORed with 8-bit immediate data.	$(RU + GBR) \mid IMIM \rightarrow (RU + GBR)$ $T \leftarrow Rn \leftarrow T$	0100nnnn00100100 MSB		OR.B #H'50,@(R0,GBR)  ROTCL R0
ROTCR Rn	Rotate with Carry Left  Rotate with Carry Right	Rotates the contents of general register Rn and the T bit to the left by one bit, and stores the result in Rn. The bit that is shifted out is transferred to the T bit Rotates the contents of general register Rn and the T bit to the right by one bit, and	$T \rightarrow Rn \rightarrow T$	0100nnnn00100100 MSB		ROTCE RO
ROTL Rn	Rotate Left	Rotates the contents of general register Rn and the 1 bit to the light by one bit, and stores the result in Rn. The bit that is shifted out of is transferred to the T bit Rotates the contents of general register Rn to the left by one bit, and stores the result	$T \leftarrow Rn \leftarrow MSB$	0100mmm00000101 LSB		ROTL RO
ROTE Rn	Rotate Right	in Rn. The bit that is shifted out of the operand is transferred to the T bit.  Rotates the contents of general register Rn to the right by one bit, and stores the	$LSB \rightarrow Rn \rightarrow T$	0100nnnn00000101 LSB		ROTR R0
RTE	Return from Exception	result in Rn . The bit that is shifted out of the operand is transferred to the T bit.  Returns from an interrupt routine. The PC and SR values are restored from the stack,	Delayed branch, Stack area → PC/SR	00000000000101011 LSB		RTE
		and the program continues from the address specified by the restored PC value. The T bit is used as the LSB bit in the SR register restored from the stack area.	,			
RTS	Return from Subroutine	Returns from a subroutine procedure. The PC values are restored from the PR, and the program continues from the address specified by the restored PC value. This	Delayed branch, $PR \rightarrow PC$	000000000001011 -	2	RTS
		instruction is used to return to the program from a subroutine program called by a BSR, BSRF, or JSR instruction.				
SETRC Rm	Set Repeat Count to RC	Sets the repeat count to the SR register's RC counter. When the operand is a register, the bottom 12 bits are used as the repeat count. When the operand is an immediate	Rm[11:0] RCCSR[27:16] Repeat control flag → RF1, RF0	0100mmmm00010100 -	1	
SETRC #imm	O-4 T D#	data value, 8 bits are used as the repeat count. Set repeat control flags to RF1, RF0 bit of the SR register. Use of the SETRC instruction is subject to any limitations.	Repeat control flag → RF1, RF0	10000010iiiiiii -	1	SETRC #32
SETT SHAL Rn	Set T Bit Shift Arithmetic Left	Sets the T bit to 1.  rithmetically shifts the contents of general register Rn to the left by one bit, and stores the result is Dn. The bit that is abit and out of the appared in transformed to the T bit.	$1 \to T$ $T \leftarrow Rn \leftarrow 0$	00000000000011000 1 0100nnnn00100000 MSB	1	SETT SHAL R0
SHAR Rn	$MSB \to Rn \to T$	the result in Rn. The bit that is shifted out of the operand is transferred to the T bit Arithmetically shifts the contents of general register Rn to the right by one bit, and stores the result in Rn. The bit that is shifted out is transferred to the T bit	$MSB \to Rn \to T$	0100nnnn00100001 LSB	1	SHAR R0
SHLL Rn	$T \leftarrow Rn \leftarrow 0$	Logically shifts the contents of general register Rn to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000 <b>MSB</b>	1	SHLL R0
SHLL2 SHLL8	Shift Logical Left n Bits Shift Logical Left n Bits	Logically shifts the contents of general register Rn to the left by 2, 8, or 16 bits, and stores the result in Rn. Bits that are shifted out of the operand are not stored	$Rn \ll 2 \rightarrow Rn$ $Rn \ll 8 \rightarrow Rn$	0100nnnn00001000 - 0100nnnn00011000 -	1 1	SHLL2 R0 SHLL8 R0
SHLL16 Rn SHLR Rn	Shift Logical Left n Bits Shift Logical Right	Logically shifts the contents of general register Rn to the right by one bit, and stores	$Rn \ll 16 \rightarrow Rn$ $0 \rightarrow Rn \rightarrow T$	0100nnnn00101000 - 0100nnnn00000001 LSB	1	SHLL16 R0 SHLR R0
SHLR2 Rn	Shift Logical Right n Bits	the result in Rn. The bit that is shifted out of the operand is transferred to the T bit Logically shifts the contents of general register Rn to the right by 2, 8, or 16 bits, and	Rn>>2 → Rn	0100nnnn00000001	1	SHLR2 R0
SHLR8 Rn SHLR16 Rn	Shift Logical Right n Bits Shift Logical Right n Bits	stores the result in Rn. Bits that are shifted out of the operand are not stored	Rn>>8 → Rn Rn>>16 → Rn	0100nnnn00011001 - 0100nnnn00101001 -	1	SHLR8 R0 SHLR16 R0
SLEEP STC SR.Rn	Sleep Store Control Register	Sets the CPU into power-down mode. CPU waits for an interrupt request.  Stores control register into a specified destination.	Sleep SR → Rn	0000000000011011 - 0000nnnn00000010 -	3	SLEEP STC SR,R0
STC GBR,Rn STC VBR,Rn	Store Control Register Store Control Register	Stores control register into a specified destination. Stores control register into a specified destination.	GBR → Rn VBR → Rn	0000nnnn00010010 - 0000nnnn00100010 -	1	310 310,100
STC MOD,Rn STC RE,Rn	Store Control Register	Stores control register into a specified destination.	$MOD \rightarrow Rn$	0000nnnn01010010 - 0000nnnn01110010 -	1	
STC RS,Rn	Store Control Register Store Control Register	Stores control register into a specified destination. Stores control register into a specified destination.	$RE \rightarrow Rn$ $RS \rightarrow Rn$	0000nnnn01100010 -	1	
STC.L SR,@-Rn STC.L GBR,@-Rn	Store Control Register Store Control Register	Stores control register into a specified destination. Stores control register into a specified destination.	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$ $Rn - 4 \rightarrow Rn, GBR \rightarrow (Rn)$	0100nnnn00000011 - 0100nnnn00010011 -	2	STC.L GBR,@-R15
STC.L VBR,@-Rn STC.L MOD,@-Rn	Store Control Register Store Control Register	Stores control register into a specified destination. Stores control register into a specified destination.	$Rn - 4 \rightarrow Rn, VBR \rightarrow (Rn)$ $Rn - 4 \rightarrow Rn, MOD \rightarrow (Rn)$	0100nnnn00100011 - 0100nnnn01010011 -	2	
STC.L RE,@-Rn STC.L RS,@-Rn	Store Control Register Store Control Register	Stores control register into a specified destination. Stores control register into a specified destination.	$Rn - 4 \rightarrow Rn, RE \rightarrow (Rn)$ $Rn - 4 \rightarrow Rn, RS \rightarrow (Rn)$	0100nnnn01110011 - 0100nnnn01100011 -	2	
STS MACH,Rn STS MACL,Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	$MACH \rightarrow Rn$ $MACL \rightarrow Rn$	0000nnnn00001010 - 0000nnnn00011010 -	1	STS MACH,R0
STS PR,Rn STS DSR,Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	$PR \rightarrow Rn$ $DSR \rightarrow Rn$	0000nnnn00101010 - 0000nnnn01101010 -	1 1	
STS A0,Rn STS X0,Rn	Store System Register Store System Register	Stores data from system register into a specified destination  Stores data from system register into a specified destination	$A0 \rightarrow Rn$ $X0 \rightarrow Rn$	0000nnnn01111010 - 0000nnnn10001010 -	1 1	
STS X1,Rn STS Y0,Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	X1→Rn Y0→Rn	0000nnnn10011010 - 0000nnnn10101010 -	1 1	
STS Y1,Rn STS.L MACH,@-Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	Y1→Rn Rn – 4 → Rn,MACH → (Rn)	0000nnnn10111010 - 0100nnnn00000010 -	1 1	
STS.L MACL,@-Rn STS.L PR,@-Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	$Rn - 4 \rightarrow Rn, MACL \rightarrow (Rn)$ $Rn - 4 \rightarrow Rn, PR \rightarrow (Rn)$	0100nnnn00010010 - 0100nnnn00100010 -	1	STS.L PR,@-R15
STS.L DSR,@-Rn STS.L A0,@-Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	$Rn - 4 \rightarrow Rn,DSR \rightarrow (Rn)$ $Rn - 4 \rightarrow Rn, A0 \rightarrow (Rn)$	0100nnnn01100010 - 0100nnnn01100010 -	1 1	-
STS.L X0,@-Rn STS.L X1,@-Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	Rn–4→Rn,X0→(Rn) Rn–4→Rn,X1→(Rn)	0100nnnn10000010 - 0100nnnn10010010 -	1	
STS.L Y0,@-Rn STS.L Y1,@-Rn	Store System Register Store System Register	Stores data from system register into a specified destination Stores data from system register into a specified destination	Rn–4→Rn,Y0→(Rn) Rn–4→Rn,Y1→(Rn)	0100nnnn1010010 - 0100nnnn10110010 -	1	
SUB Rm,Rn	Subtract Binary	Subtracts general register Rm data from Rn data, and stores the result in Rn. To subtract immediate data, use ADD #imm,Rn.	Rn – Rm → Rn	0011nnnnmmmm1000 -	1	SUB R0,R1
SUBC Rm,Rn	Subtract with Carry	Subtracts Rm data and the T bit value from general register Rn data, and stores the result in Rn. The T bit changes according to the result. This instruction is used for	$Rn-Rm-T\to Rn,Borrow\to T$	0011nnnnmmmm1010 -	1	SUBC R3,R1
SUBV Rm,Rn	Subtract with V Flag	subtraction of data that has more than 32 bits. Subtracts Rm data from general register Rn data, and stores the result in Rn. If an	$Rn - Rm \rightarrow Rn$ , underflow $\rightarrow T$	0011nnnnmmmm1011 <b>Unde</b>	r 1	SUBV R0,R1
SWAP.B Rm,Rn	Underflow Check Swap Register Halves	underflow occurs, the T bit is set to 1.  Swaps the upper and lower bytes of the general register Rm data, and stores the	Rm → Swap upper and lower halves	Flow 0110nnnnmmmm1000 -	1	SWAP.B R0,R1
SWAP.W Rm,Rn	Swap Register Halves	result in Rn. If a byte is specified, bits 0 to 7 of Rm are swapped for bits 8 to 15. The upper 16 bits of Rm are transferred to the upper 16 bits of Rn. If a word is specified, bits	of lower 2 bytes → Rn Rm → Swap upper and	0110nnnnmmmm1001 -	1	SWAP.W R0,R1
TAS.B @Rn	Test and Set	0 to 15 of Rm are swapped for bits 16 to 31.  Reads byte data from the address specified by general register Rn, and sets the T bit	lower word $\rightarrow$ Rn When (Rn) is 0, 1 $\rightarrow$ T,	0100nnnn00011011 resit	4	TAS.B @R7
		to 1 if the data is 0, or clears the T bit to 0 if the data is not 0. Then, data bit 7 is set to 1 and the data is written to the address specified by Rn. During this operation, the bus is not released.	, I → MOB OI (KN)			
TRAPA #imm	Trap Always	not released.  Starts the trap exception processing. The PC and SR values are stored on the stack, and the program branches to an address specified by the vector. The vector is a	PC/SR → Stack area, (imm × 4 + VBR) → PC	11000011iiiiiiii -	8	TRAPA #H'20
		and the program branches to an address specimed by the vector. The vector is a memory address obtained by zero-extending the 8-bit immediate *4. The PC is the star address of the next instruction. TRAPA and RTE are used for system calls.				
TST Rm,Rn TST #imm,R0	Test Logical Test Logical	Logically ANDs the contents of general registers Rn and Rm, and sets the T bit to 1 if the result is 0 or clears the T bit to 0 if the result is not 0. The Rn data does not	Rn & Rm, when result is $0, 1 \rightarrow T$ R0 & imm, when result is $0, 1 \rightarrow T$	0010nnnnmmmm1000 reslt 11001000iiiiiiii reslt	1	TST R0,R0 TST #H'80,R0
TST.B #imm, @(R0,GBR)		change. The contents of general register R0 can also be ANDed with zero-extended 8- bit immediate data, or the contents of 8-bit memory accessed by indirect indexed GBR	(R0 + GBR) & imm, when result is 0, 1 → T			TST.B #H'A5,@(R0,GBR)
VOD C. C.	Further OF 1	addressing can be ANDed with 8- bit immediate data. The R0 and memory data do not change.		0010	,	VOD DO SA
XOR Rm,Rn XOR #imm,R0	Exclusive OR Logical Exclusive OR Logical	Exclusive ORs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can also be exclusive ORed with zero-extender. But impediate data or 8-bit impacts detained by indirect indexed GRP addressing.		0010nnnnmmmm1010 - 11001010iiiiiiii -	1	XOR R0,R1 XOR #H'F0,R0
XOR.B #imm,@(R0,GBR)	•	8-bit immediate data, or 8-bit memory accessed by indirect indexed GBR addressing can be exclusive ORed with 8-bit immediate data.	(R0 + GBR) ^ imm → (R0 + GBR)	11001110iiiiiii -	3	XOR.B #H'A5,@(R0,GBR)
XTRCT Rm,Rn	Extract	Extracts the middle 32 bits from the 64 bits of coupled general registers Rm and Rn, and stores the 32 bits in Rn	Rm: Center 32 bits of Rn → Rn	0010nnnnmmmm1101 -	1	XTRCT R0,R1

Series Se	IBM 370 Instruction	Description	Forma	t Opcode	Class	Instruction	Description	Format	Opcode	Class	Instruction	Description	Forma	t Opcode	e Class		
March   Marc	A R1,D2(X2,B2)	Add	RX	5A	С	SD R1,D2(X2,B2)	Subtract Normalized (L)	RX	6B	С	VLVCU GR1	Load VCT and Update	RRE	A645	NO C NC		
March   Marc			RX	7A		SER R1,R2		RR	3B		VLYD VR1,RS2(RT2)	Load Expanded (L)	VST	A41B			
Mart					С	SH R1,D2(X2,B2) SIGP R1,R3,D2(B2)											
See			RR	1E	С			S		рс			VV	A50B			
Mark 19. M. 1. Warmard 19. M. 2. M. 19. M. 1															IM IM		
Selection of the content of the cont			RR	3E				RS	8D	С	VMADS VR1,FR3,RS2(RT2)		OST	A494	IM IM		
March   Marc	AWR R1,R2	Add Unnormalized (L)	RR	2E		SLR R1,R2	Subtract Logical	RR	1F		VMAEQ VR1,FR3,VR2	Multiply and Add (S/L)	QV	A584	IM IM		
SME 11 1992 1992 1992 1992 1992 1992 1992			RX	45	С	SPKA D2(B2)		S	B20A				VST	A416	IM IM		
March   Marc	BAS R1,D2(X2.B2)		RX	4D		SPT D2,(B2)		S	B208		VMCE VR1,VR3,RS2(RT2)	Multiply and Accumulate (S/L)	VST	A406	IM IM		
March   Marc			RS	47			Subtract	RR	1B				VST	A412	IM IM		
Self-Self-Mill (1997)  Self-Mill (1997)  Self-Mi	BCT R1,D2(X2.B2)	Branch on Count	RX	46			Shift Right Double	RS	8E		VMDR VR1,VR3,VR2		VV	A512	IM IM		
Scheller (1988) Scheller (1989) Scheller (1989			RS	86		SRL R1,D2(B2)		RS	88		VME VR1,VR3,RS2(RT2)	Multiply (S/L)	VST	A402	IM IM		
Scheller (1997)   1997			RX	59	С	SSAR R1		RRE	B225		VMER VR1,VR3,VR2		VV	A502	IM IM		
Self-Eggand Control   100	CDR R1,R2	Compare (L)	RR	29		SSKE R1,R2	Set Storage Key Extended	RRE	B22B		VMNSD VR1,FR3,GR2		VR	A611	IM		
Charles   Char	CE R1,D2(X2,B2)	Compare (S)	RX	79	С	ST R1,D2(X2,B2)	Store	RX	50		VMQ VR1,GR3,VR2	Multiply	QV	A5A2	IM		
Color	CH R1,D2(X2,B2)	Compare Halfword	RX	49	С	STC R1,D2(X2,B2)	Store Character	RX	42		VMRRS D2(B2)	Restore VMR	S	A6C3	NZ		
Company   Comp	CLC D1,(L,B1),D2(B2)	Compare Logical	SS	D5	С	STCKC D2,(B2)	Store Clock Comparator	S	B207		VMS VR1,GR3,RS2(RT2)	Multiply	QST	A5A2	IM		
CHARLES - COMPANY - COMPAN	CLI D1(B1),l2	Compare Logical	SI	95	С	STCTL R1,R3,D2(B2)	Store Control	TS	B6	р	VMSDQ VR1,FR3,VR2	Multiply and Subtract (L)	QV	A595	IM		
GROWN CREATER CONTROLLED STORY AND ADMINISTRATION OF ALTER CONTROL	CLR R1,R2	Compare Logical	RR	15	С	STE R1,D2(X2,B2)	Store (S)	RX	70		VMSE VR1,VR3,RS2(RT2)	Multiply and Subtract (S/L)	VST	A405	IM		
September   Sept	CLRIO D2(B2)	Clear I/O	S	9D01	рс	STIDC D2,(B2)	Store Channel ID	S	B203		VMSES VR1,FR3,RS2(RT2)	Multiply and Subtract (S/L)	QST	A485	IM		
Compare part	CP D1(L1,B1),D2(L2,B2)	Compare Decimal	SS	F9	С	STM R1,R3,D2(B2)	Store Multiple	RS	90		VMXAE VR1,FR3,GR2	Maximum Absolute (S)	VR	A602	IM		
Control   Cont	CS R1,R3,D2,(B2)	Compare and Swap	RS	BA		STOSM D1(B1),I2	Store Then OR System Mask	SI	AD	р	VMXSE VR1,FR3,GR2	Maximum Signed (S)	VR	A600	IM IM		
Content	CVD R1,D2(X2,B2)	Convert to Decimal	RX	4E		STPX D2,(B2)	Store Prefix	S	B211		VNQ VR1,GR3,VR2	AND	QV	A5A4	IM IM		
## RESPONDANCE   DAME	DD R1,D2(X2,B2)	Divide (L)	RX	5D		SUR R1,R2	Subtract Unnormalized (S)	RR	3F		VNS VR1,GR3,RS2(RT2)	AND	QST	A4A4	IM		
## BREAS   Property of Common of the Common of	<b>DE</b> R1,D2(X2,B2)	Divide (S)	RX	7D		SW R1,D2(X2,B2)	Subtract Unnormalized (L)	RX	6F		VO VR1, VR3, RS2(RT2)	OR	VST	A425	IM		
## SHE FLOW CHILD   She and shake   She   Control   She	DISCS D2(B2)	Disconnect Channel Set	S	B201	рс	SXR R1,R2	Subtract Normalized (E)	RR	37		VOR VR1,VR3,VR2	OR	VV	A525	IM IM		
## SEMECH   11   12   13   14   15   15   15   15   15   15   15	DR R1,R2	Divide	RR	1D		TCH D2(B2)	Test Channel	S	9F00	рс	VOVM RS2	OR to VMR	VS	A685	NC		
EMAP   Flant   Flant of Service	EDMK D1(L,B1),D2(B2)	Edit and Mark	SS	DF	С	TM D1(B1),I2	Test under Mask	SI	91	С	VRRS GR1	Restore VR	RRE	A648	IZ XC		
March   Marc	ESAR R1	Extract Secondary ASN	RRE	B227		TR D1(L,B1),D2(B2)	Translate	SS	DC		VRSVC GR1	Save Changed VR	RRE	A649	IZ C IZ PC		
MERIT   Made			RR	24		TS D2(B2)	Test and Set	S	93		VSD VR1,VR3,RS2(RT2)	Subtract (L)	VST	A411	IM IM		
March   March   March   September   Sept	HER R1,R2	Halve (S)	RR	34		VA VR1, VR3,RS2(RT2)	Add	VST	A420		VSDR VR1,VR3,VR2	Subtract (L)	VV	A511	IM		
Control   Cont			RRE					VV	A517	IM			VST	A401	IM IM		
## First PLA   Medical Page Table Rivey   Reg   221   p   VAGNO DEPT   Service   Servi	ICM R1,M3,D2(B2)	Insert Characters under Mask	RS	BS		VACER VR1,VR2	Accumulate (S/L)	VV	A507	IM	VSER VR1,VR3,VR2	Subtract (S)	VV	A501	IM IM		
MAD VARIE PLAN   March   Mar															IM IM		
LEIL COLOR 2015  LEID C			RRE	B229		VADQ VR1,FR3,VR2		QV	A490	IM	VSQ VR1,GR3,VR2		QV	A5A1	ipc IM		
LABP   TIME					q				A490						IM IM		
LEER RIP   Load Complement   S	LASP D1(B1),D2(B2)				рс			QV	A580	IM	VS RSV D2(B2)		S		IZ X NO X		
LETLE ISS, 100-2002   Loss (L.)   RS   87   97   VARY IVEN VERY   VARY IVEN VERY IVEN VERY   VARY IVEN VERY																	
Long High   Load ()   RR   28			RS		c p			VV	A520	IM	VSTE VR1,RS2(RT2)		VST	A40D	IC IC		
LERR FIRE   Land (s)   Size   Mark (s)   Size   Mark (s)   Compane (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   RS   Pack (s)   CV   ASS   CV   WTK (WTK (S) (S)   WTK (WTK (WTK (S) (S) (S)   WTK (WTK (S) (S)   WTK (WTK (WTK (S) (S) (S)   WTK (WTK (S) (S)   WTK (WTK (WTK (S) (S) (S)   WTK (WTK (S) (S) (S)   WTK (WTK (WTK (S) (S) (S)   WTK (WTK (S) (S) (S) (S)   WTK (WTK (S) (S) (S) (S)   WTK (WTK (S)	LD R1,D2(X2,B2)	Load (L)								IC		Store Halfword					
Light Registry   Load Mulpide   RS   Set   VOD MITRES,REGIST(7)   Compare (6)   VST   A445   LO   VS	LER R1,R2	Load (S)	RR														
LIMBER FILIP   Load Heagable   S)										IC					IC IC		
Lipor Rifi   2	LNER R1,R2	Load Negative (S)	RR	31		VCEQ M1,FR3,VR2	Compare (S)	QV	A588	IC	VSTM VR1,RS2(RT2)	Store Matched	VST	A40E	IC		
LPR R1 R2	LPDR R1,R2	Load Positive (L)	RR	20				QST	A488	IC			VST	A40E	IC IC		
LRR NP   Lead   RR   18	LPR R1,R2	Load Positive	RR	10		VCQ M1,GR3,VR2		QV	A5A8	IC	VSTVP D2(B2)	Store Vector Parameters	S	A6C8	NC NO		
LEOR RI R   Load Rounded (EM)					pn				A4A8	IC	VTVM	Test VMR	RRE		NO NC C		
LERE RI RZ	LRA R1,D2(X2,B2) LRDR R1,R2	Load Rounded (E/L)	RX RR	B1 25	рс	VCZVM GR1	Complement VMR Count Left Zeros in VMR	RRE RRE	A641 A642	NC NC C	VXEL VR1 ,GR3,GR2	Extract Element	VR	A426 A629	IM N1		
LTR R1, P.2 Load and Test RR	LTDR R1,R2	Load and Test (L)	RR	22	С			QV	A493	IM		Extract Element (S)			N1 N1		
More	LTR R1,R2	Load and Test	RR	12		VDDS VR1,FR3,RS2(RT2)	Divide (L)	QST	A493	IM	VXR VR1,VR3,VR2	Exclusive OR	VV	A526	IM IM		
MOR RI RI R2	MC D1(B1),I2	Monitor Call	SI	AF		VDEQ VR1,FR3,VR2	Divide (S)	QV	A583	IM	VXVC GR1	Extract VCT	RRE	A644	IM NO		
MER R1R2   Multiply (SLI)   RR   3C   VLBIX VRI (GR.) (2)(E2)   Load Bit Index   RSE   E428   GC   WRD D1(81)/2   Write Direct   SI   84   P   WRD D1(81)/2   Exclusive OR   SS   75   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (L)   V   A552   M   X610/14, 12(E2)   Exclusive OR   SS   D7   C   VLCDR VRI VR2   Load Complement (VS   A698   L)   VLCDR VRI VR2   Load VRI Complement (VS   A698   L)   VLCDR VRI VR2   Load VR2   Loa	MDR R1,R2	Multiply (L)	RR	2C		VDES VR1,FR3,RS2(RT2)	Divide (S)	QST	A483	IM	VXVMM GR1	Extract Vector Mask Mode	RRE	A646	NC NO		
MP D1 (L.1,81) D2 (L2,82)   Mulliply   Decimal   SS   FC   VLCE VR1, VR2   Load Complement (S)   VV   A542   IM   MUlliply   Load VMR R R 1,82   Load VMR Complement   VV   A542   IM   MV D1 (L.81) D2 (B2)	MER R1,R2	Multiply (S/L)	RR	3C		VLBIX VR1,GR3,D2(B2)	Load Bit Index	RSE	E428	IG C	WRD D1(B1),I2	Write Direct	SI	84	P		
MVC DI(LB1)D2(B2)	MP D1(L1,B1),D2(L2,B2)	Multiply Decimal	SS	FC		VLCER VR1,VR2	Load Complement (S)	VV	A542	IM	XC D1(L,B1),D2(B2)	Exclusive OR	SS	D7	С		
MVCD P(1R1,B1),D2(1B2,B2)   Move but New Long   RR   0E	MVC D1(L,B1),D2(B2)	Move	SS	D2		VLCVM RS2	Load VMR Complement	VS	A681	NC	XR R1,R2	Exclusive OR	RR	17	С		
MVCP D1(R1,B1)D2(B2)R3   Move to Primary   SS   DA   Q	MVCIN D1(L,B1),D2(B2) MVCK D1(R1,B1),D2(B2),R3	Move Inverse Move with Key	SS SS	E8 D9		VLD VR1,RS2(RT2) VLDO VR1,FR2	Load (L) Load (L)	VST QV	A419 A599	IC IC	ZAP D1(L1,B1),D2(L2,B2)	Zero and Add	SS -	F8			
MVS D1(R1,1),D2(B2),R3   Move to Secondary   SS   DB   qo   VLEL VR1,R3,GR2   Load Element ( ) VR   A618   N1   N4   N5   N5   N5   N5   N5   N5   N5	MVCL R1,R2 MVCP D1(R1,B1),D2(B2),R3	Move Long Move to Primary	SS	DA	i c qc	VLE VR1,RS2(RT2)	Load (S)	VST	A409	IC							
MVD 01(1,B1)D2(1,B2)   Move Numerics   SS   D1	MVI D1(B1),L2	Move	SI	92		VLELD VR1,FR3,GR2	Load Element (L)	VR	A618	N1	n. New condition code loaded	l.					
MXDR R1, D2(X2, B2)   Multiply (LE)   RX   67	MVN D1(L,B1),D2(B2) MVO D1(L1,B1),D2(L2,B2)	Move with Offset	SS	F1		VLEQ VR1.FR2	Load (S)	QV	A608	IC	<ul> <li>q. Semiprivileged instruction.</li> </ul>						
MXDR R1,R2	MXD R1,D2(X2,B2)	Multiply (L/E)	RX	67		VLH VR1,RS2(RT2)	Load Halfword	VST	A429	IC							
NC D(L,B1,D2(B2)   AND	MXR R1,R2	Multiply (E)	RR	26		VLID VR1,VR3,D2(B2)	Load Indirect (L)	RSE	E410	IC	Floating-point operand length	s: Notes:					
NID1(B1)(2	NC D1(L,B1 ),D2(B2)	AND	SS	D4	С	VLINT VR1,RS2(RT2)	Load Integer Vector	VST	A42A	IC	(E/L) Extended source, long r	result.					
OR 1D(2/28,8)         OR         RX         56         c         VLMDQ VR1,FR2         Load Matched (L)         QV         A59A         IC         (L/S) Long source, short result.           OC D1(LB1),D2(B2)         OR         SS         D6         c         VLMDR VR1,VR2         Load Matched (S)         VST         A40A         IC         (L/S) Long source, short result.           O D T0(B1)(2)         OR         RI         96         c         VLMEV R1,RS2(RT2)         Load Matched (S)         VST         A40A         IC         (S) Short source and result.           OR R1,R2         OR         RR         16         c         VLMEV R1,RS2(RT2)         Load Matched (S)         QV         A50A         IC         Class (for instructions subject to vector-control bit, CR 0 bit 14)           PC D2(B2)         Program Call         S         B218         q         VLMEV R1,RS2         Load Matched (S)         QV         A50A         IC         Class (for instructions subject to vector-control bit, CR 0 bit 14)           PT B1,R2         Program Transfer         RRE         B228         q         VLMQ VR1,GR2         Load Matched (S)         QV         A50A         IC         Class (for instructions subject to vector-control bit, CR 0 bit 14)           PT B1, R2         Program Transfer <th< td=""><td>NI D1(B1),l2 NR R1,R2</td><td>AND</td><td>SI RR</td><td>14</td><td>c c</td><td>VLMD VR1,RS2(RT2)</td><td>Load Matched (L)</td><td>VST</td><td>A41A</td><td>IC</td><td>(L/E) Long source, extended (L) Long source and result.</td><td>result.</td><td></td><td></td><td></td></th<>	NI D1(B1),l2 NR R1,R2	AND	SI RR	14	c c	VLMD VR1,RS2(RT2)	Load Matched (L)	VST	A41A	IC	(L/E) Long source, extended (L) Long source and result.	result.					
ODE   Control	O R1,D2(X2,B2) OC D1(L,B1),D2(B2)	OR OR	RX SS	56 D6	С	VLMDQ VR1,FR2 VLMDR VR1,VR2	Load Matched (L) Load Matched (L)	QV VV	A59A A51A	IC IC	(L/S) Long source, short resu (S/L) Short source, long resul						
PACK D1(L1,B1),D2(L2,B2)         Pack         SS         F2         VLMER VR1,VR2         Load Matched (S)         VV         A50A         IC         Class (for instructions subject to vector-control bit, Cot bit 14)           PC D2(B2)         Program Call         S         B218         q         VLMQ VR1,GE2         Load Matched         VV         A50A         IC         IC: Interruptible; (NCT-1) vitible; (NC	OI D1(B1I.I2	OR	SI RR	96	С	VLME VR1,RS2(RT2)	Load Matched (S)		A40A A58A	IC IC							
PT R1 R2         Program Transfer         RRE R5         B228 by Puge TLB         VLM RVR1/R2 by Load Matched         VV A50A IC load Matched         Icin Interruptible, either (bit Count in a processed, whichever is fewer)           RDD D1(B1).12         Read Direct         SI         85D p         VLMDR VR1/R2 Load Megative (b)         VV A551 IM or second or seco	PACK D1(L1,B1),D2(L2,B2) PC D2(B2)	Pack Program Call	SS S	F2 B218		VLMER VR1,VR2 VLMQ VR1,GR2	Load Matched (S) Load Matched	VV QV	A50A A5AA	IC IC	IC: Interruptible; IVCT - VIX)	elements processed.					
RDD D(181).12         Read Direct         SI         8.5         p         VLNER VR1,VR2         Load Negative (S)         VV         A541         IM         III. Interruptible, (VCT - VIX) elements processed, vector-mask mode.           RRB D(2)(B2)         Resume I/O         S         9C02         pc         VLPR VR1,VR2         Load Positive (L)         VV         A551         IM         IP. Interruptible; (partial-typible; (partial-typible; (partial-typible; (partial-typible; (partial-typible))           RABE R1,R2         Reset Reference Bit Extended         RR         B223         pc         VLPR VR1,VR2         Load Positive (L)         VV         A550         IM         IZ: Interruptible; (section-size) elements processed.           S R1,D2(X2,B2)         Subtract         RX         5B         c         VLPR VR1,VR2         Load Positive (S)         VV         A550         IM         IZ: Interruptible; (section-size) elements processed.           S R1,D2(X2,B2)         Subtract         RX         5B         c         VLPR VR1,VR2         Load Positive (V         VA         A550         IM         IX: Not interruptible; (section-size) elements processed.           S R0 D(2)(B2)         Set Address Space Control         S         B219         q         VLQ VR1,GR2         Load         QV         A569         IC         N1: No	PT R1,R2	Program Transfer	RRE	B228	q	VLMR VR1,VR2		VV	A50A	IC	IG: Interruptible; either (bit co	unt in a general register) elemei					
RRB D2(B2)         Rest Reference Bit         S         B213         pc         VLPR VR1.VR2         Load Positive (L)         VV         A550         IM         IZ: Interruptble; (section-size) elements processed.           RABE R1.R2         Reset Reference Bit Extended         RRE         B22A         pc         VLPR VR1.VR2         Load Positive (S)         VV         A540         IM         NC: Not interruptble; (section-size) elements processed.           S R1, D2(X2,B2)         Subtract         RX         5B         c         VLPR VR1,VR2         Load Positive         VV         A560         IM         NZ: Not interruptible; (section-size) elements processed.           S AC D2(B2)         Set Address Space Control         S         B219         q         VLQ VR1,GR2         Load         QV         A560         IM         NZ: Not interruptible; (section-size) elements processed.           S KDK D2(B2)         Set Address Space Control         S         B219         q         VLQ VR1,GR2         Load         QV         A560         IM         NZ: Not interruptible; (section-size) elements processed.           S KDK D2(B2)         Set Clock         S         B219         q         VLQ VR1,GR2         Load         QV         A569         IC         N1: Not interruptible; one element processed.	RDD D1(B1).I2 RIO D2(B2)	Read Direct	SI S	85 9C02	р	VLNER VR1,VR2 VLNR VR1,VR2	Load Negative (S) Load Negative	VV VV	A541 A561	IM IM	<ul> <li>IM: Interruptible; (VCT - VIX) elements processed, vector-mask mode.</li> <li>IP: Interruptible; (partial-sum-number - VIX) elements processed.</li> </ul>						
SR1.D2/X2.B2         Subtract         RX         5B         c         VLPR VR1/R2         Load Positive         VV         A560         IM         NZ: Not interruptible; (section-size) elements processed.           SAC D2(B2)         Set Address Space Control         S         B219         q         VLQ VR1, GR2         Load         QV         A5A9         IC         NY: Not interruptible; no elements processed (VSRIVAC housekeeping).           SCK D2(B2)         Set Clock         S         B204         pc         VLQ VR1, VR2         Load         VV         A569         IC         N1: Not interruptible; no element processed (VSRIVAC housekeeping).	RRB D2(B2) RABE R1,R2	Reset Reference Bit Extended	S RRE	B213 B22A	рс	VLPDR VR1,VR2 VLPER VR1,VR2	Load Positive (L) Load Positive (S)	VV VV	A550 A540	IM IM	IZ: Interruptible; (section-size) elements processed.  NC: Not interruptible; (VCT) elements processed.						
SCK D2(B2) Set Clock S B204 pc VLR VR1,VR2 Load VV A509 IC N1: Not interruptible; one element processed.	<b>S</b> R1,D2(X2,B2) <b>SAC</b> D2(B2)	Subtract Set Address Space Control	RX S	5B B219	С	VLPR VR1,VR2 VLQ VR1,GR2	Load Positive Load	VV QV	A560 A5A9	IM IC	NZ: Not interruptible; (section NO: Not interruptible; no elen	i-size) elements processed. nents processed (VSRIVAC hou	sekeepin	g).			
SCKC D2(B2)         Set Clock Comparator         S         B206         p         VLVCA D2(B2)         Load VCT from Address         S         A6C4         NO C	SCK D2(B2)	Set Clock	S	B204	рс	VLR VR1,VR2				IC							

Ctrl	Dec	Neg	Hav	Oct	Binary	Asc	Dec	Neg	Hex	Oct	Binary	Asc	Dec	Neg	Hex	Oct	Binary	Asc	Dec	Neg	Hex	Oct	Binary
NULL	0	0			00000000	Λaυ	32				00100000	ASC	64				01000000	G VSC	96	###			01100000
SOH	1	-255	01		00000001	e	33				00100001	٠	65	-191			01000001	Ā	97	###			01100001
STX	2	-254	02	###	00000010	=	34				00100010		66	-190			01000010	в	98	###			01100010
ETX	3	-253	03	###	00000011	==	35	-221	23	043	00100011	#	67	-189	43	103	01000011	c l	99	###	63	143	01100011
EOT	4	-252	04	###	00000100	•	36	-220	24	044	00100100	5	68	-188	44	104	01000100	$\bar{\mathbf{D}}$	100	###	64	144	01100100
ENQ	5	-251	05	###	00000101	*	37	-219	25	045	00100101	z.	69	-187	45	105	01000101	E	101	###	65	145	01100101
ACK	6	-250	06	###	00000110	- Ā	38	-218	26	046	00100110	&	70	-186	46	106	01000110	F	102	###	66	146	01100110
BEL	7	-249	07	###	00000111	•	39	-217	27	047	00100111	,	71	-185	47	107	01000111	G	103	###	67	147	01100111
BS	8	-248	08	###	00001000		40	-216	28	050	00101000	(	72	-184	48	110	01001000	н	104	###	68	150	01101000
TAB	9	-247	09	###	00001001	0	41	-215	29	051	00101001	)	73	-183	49	111	01001001	I	105	###	69	151	01101001
LF	10	-246	0A	###	00001010		42	-214	2A	052	00101010	×	74	-182	4A	112	01001010	J	106	###	6A	152	01101010
VT	11	-245	0B	###	00001011	ď	43	-213	2B	053	00101011	+	75	-181	4B	113	01001011	K	107	###	6B	153	01101011
FF	12	-244	0C	###	00001100	Q	44	-212	2C	054	00101100		76	-180	4C	114	01001100	L	108	###	6C	154	01101100
CR	13	-243	0D	###	00001101	F	45	-211	2D	055	00101101	-	77	-179	4D	115	01001101	M	109	###	6D	155	01101101
so	14	-242	0E	###	00001110	Ħ	46	-210	2E	056	00101110		78	-178	4E	116	01001110	N	110	###	6E	156	01101110
SI	15	-241	0F	###	00001111	*	47	-209	2F	057	00101111	/	79	-177	4F	117	01001111	0	111	###	6F	157	01101111
DLE	16	-240	10	###	00010000	▶-	48	-208	30	060	00110000	0	80	-176	50	120	01010000	P	112	###	70	160	01110000
DC1	17	-239	11	###	00010001	-4	49	-207	31	061	00110001	1	81	-175	51	121	01010001	Q	113	###	71	161	01110001
DC2	18	-238	12	###	00010010	#	50	-206	32	062	00110010	2	82	-174	52	122	01010010	R	114	###	72	162	01110010
DC3	19	-237	13	###	00010011		51	-205	33	063	00110011	3	83	-173	53	123	01010011	S	115	###	73	163	01110011
DC4	20	-236	14	###	00010100	91	52	-204	34	064	00110100	4	84	-172	54	124	01010100	T	116	###	74	164	01110100
NAK	21	-235	15	###	00010101	<b>.</b>	53	-203	35	065	00110101	5	85	-171	55	125	01010101	Ш	117	###	75	165	01110101
SYN	22	-234	16	###	00010110		54	-202	36	066	00110110	6	86	-170	56	126	01010110	V	118	###	76	166	01110110
ETB	23	-233	17	###	00010111		55	-201	37	067	00110111	7	87	-169	57	127	01010111	М	119	###	77	167	01110111
CAN	24	-232	18	###	00011000	Ť	56	-200	38	070	00111000	8	88	-168	58	130	01011000	X	120	###	78	170	01111000
EN	25	-231	19	###	00011001	+	57	-199	39	071	00111001	9	89	-167			01011001	Y	121	###	79	171	01111001
SUB	26	-230			00011010		58	-198			00111010	:	90	-166			01011010	$\mathbf{z}$	122	###			01111010
ESC	27	-229	1B		00011011	-	59	-197			00111011	. j	91	-165			01011011	Ĺ	123	###			01111011
DS	28	-228	1C		00011100		60	-196			00111100	<	92	-164			01011100	-	124	###			01111100
GS	29	-227	1D		00011101		61	-195			00111101	=	93	-163			01011101	]	125	###			01111101
RS	30	-226	1E		00011110		62	-194			00111110	2	94	-162			01011110	^	126	###			01111110
US	31	-225	1F	###	00011111	▼_	63	-193	3F	077	00111111	?	95	-161	5F	137	01011111		127	###	7 <b>F</b>	177	01111111

a b c d e f

g h

i j k

l mnopgrstuvwxyz{:

) ~ ^

Asc

œ

β

Г

π

Σ

σ

Υ

Φ

θ

Ω

δ

•

ø

€

Π

≡ ±

2

<u><</u>

ſ

J

÷

æ

1

n

2

Neg Hex Oct

-32 **EO** 340 11100000

-31 **E1** 341 11100001

-30 **E2** 342 11100010

-29 **E3** 343 11100011

-28 **E4** 344 11100100

-27 **E5** 345 11100101

-25 **E7** 347 11100111

-24 E8 350 11101000

-23 **E9** 351 11101001

-22 **EA** 352 11101010

-21 EB 353 11101011

-20 EC 354 11101100

-19 ED 355 11101101

-18 **EE** 356 11101110

-17 EF 357 11101111

-16 **FO** 360 11110000

-15 **F1** 361 11110001

-14 **F2** 362 11110010

-13 F3 363 11110011

-12 **F4** 364 11110100

-11 **F5** 365 11110101

-10 **F6** 366 11110110

-8 **F8** 370 11111000

-7 F9 371 11111001 -6 FA 372 11111010

-3 FD 375 11111101

-2 **FE** 376 11111110

-1 **FF** 377 11111111

**F7** 367 11110111

FB 373 11111011

FC 374 111111100

-26 **E6** 346 11100110 **∐** 

Dec

224

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

-9

-5

-4

Dec	Neg	Hex		Binary	Asc
128	-128	80	200	10000000	9
129	-127	81	201	10000001	ü
130	-126	82	202	10000010	ē
131	-125	83	203	10000011	<b>a</b>
132	-124	84	204	10000100	ä
133	-123	85	205	10000101	ā
134	-122	86	206	10000110	a
135	-121	87	207	10000111	5
136	-120	88	210	10001000	e
137	-119	89	211	10001001	ë
138	-118	8A	212	10001010	ē
139	-117	8B	213	10001011	ï
140	-116	8C	214	10001100	î
141	-115	8D	215	10001101	ì
142	-114	8E	216	10001110	Ä
143	-113	8F	217	10001111	À
144	-112	90	220	10010000	Ē
145	-111	91	221	10010001	æ
146	-110	92	222	10010010	Æ
147	-109	93	223	10010011	6
148	-108	94	224	10010100	ö
149	-107	95	225	10010101	ō
150	-106	96	226	10010110	ũ
151	-105	97	227	10010111	ū
152	-104	98	230	10011000	ÿ
153	-103	99	231	10011001	~
154	-102	9A	232	10011010	Ü
155	-101	9в	233	10011011	¢
156	-100	9C	234	10011100	£
157	-99	9D	235	10011101	¥
158	-98	9E	236	10011110	Pts
159	-97	9F	237	10011111	£

Dec	Neg	Hex	Oct	Binary	Asc	Dec	Neg	Hex	Oct	Binary	Asc
160	-96	A0	240	10100000	ā	192	-64	C0	300	11000000	L
161	-95	A1	241	10100001	ī	193	-63	C1	301	11000001	_
162	-94	A2	242	10100010	ō	194	-62	C2	302	11000010	T
163	-93	A3	243	10100011	ũ	195	-61	C3	303	11000011	F
164	-92	A4	244	10100100	ñ	196	-60	C4	304	11000100	_
165	-91	<b>A5</b>	245	10100101	N	197	-59	C5	305	11000101	+
166	-90	<b>A6</b>	246	10100110	<u>a</u>	198	-58	C6	306	11000110	F
167	-89	A7	247	10100111	•	199	-57	C7	307	11000111	Iŀ
168	-88	A8	250	10101000	ċ	200	-56	C8	310	11001000	Ľ
169	-87	A9	251	10101001	_	201	-55	C9	311	11001001	F
170	-86	AA	252	10101010	-	202	-54	CA	312	11001010	41
171	-85	AB	253	10101011	1/2	203	-53	СВ	313	11001011	ŦF
172	-84	AC	254	10101100	14	204	-52	CC	314	11001100	lŧ
173	-83	AD	255	10101101	i	205	-51	CD	315	11001101	=
174	-82	AE	256	10101110	~	206	-50	CE	316	11001110	#
175	-81	AF	257	10101111	>>	207	-49	CF	317	11001111	<b>±</b>
176	-80	B0	260	10110000		208	-48	D0	320	11010000	щ
177	-79	В1	261	10110001	***	209	-47	D1	321	11010001	₹
178	-78	B2	262	10110010	38	210	-46	D2	322	11010010	ш
179	-77	в3	263	10110011		211	-45	D3	323	11010011	Щ
180	-76	В4	264	10110100	4	212	-44	D4	324	11010100	E
181	-75	В5	265	10110101	4	213	-43	D5	325	11010101	F
182	-74	В6	266	10110110	41	214	-42	D6	326	11010110	п
183	-73	в7	267	10110111	т	215	-41	D7	327	11010111	₩
184	-72	в8	270	10111000	7	216	-40	D8	330	11011000	#
185	-71	В9	271	10111001	쉐	217	-39	D9	331	11011001	ı
186	-70	BA	272	10111010	II	218	-38	DA	332	11011010	г
187	-69	BB	273	10111011	al l	219	-37	DB	333	11011011	
188	-68	BC	274	10111100	ᆁ	220	-36	DC	334	11011100	_
189	-67	BD	275	10111101	ш	221	-35	DD	335	11011101	
190	-66	BE	276	10111110	4	222	-34	DE	336	11011110	
191	-65	BF	277	10111111	7	223	-33	DF	337	11011111	_
					-						

## Bases 2

Dec	Neg	Hex	Oct	Binary
0	0	0000	000000	00000000 00000000
1	-65535	0001	000001	00000000 00000001
2	-65534	0002	000002	00000000 00000010
4	-65532	0004	000004	00000000 00000100
8	-65528	8000	000010	00000000 00001000
16	-65520	0010	000020	00000000 00010000
32	-65504	0020	000040	00000000 00100000
64	-65472	0040	000100	00000000 01000000
128	-65408	0800	000200	00000000 10000000
192	-65344	00C0	000300	00000000 11000000
256	-65280	0100	000400	00000001 00000000
320	-65216	0140	000500	00000001 01000000
384	-65152	0180	000600	00000001 10000000
448	-65088	01C0	000700	00000001 11000000
512	-65024	0200	001000	00000010 00000000
576	-64960	0240	001100	00000010 01000000
640	-64896	0280	001200	00000010 10000000
704	-64832	02C0	001300	00000010 11000000
768	-64768	0300	001400	00000011 00000000
832	-64704	0340	001500	00000011 01000000
896	-64640	0380	001600	00000011 10000000
960	-64576	03C0	001700	00000011 11000000
1,024	-64512	0400	002000	00000100 00000000
1,088	-64448	0440	002100	00000100 01000000
1,152	-64384	0480	002200	00000100 10000000
1,216	-64320	04C0	002300	00000100 11000000
1,280	-64256	0500	002400	00000101 00000000
1,344	-64192	0540	002500	00000101 01000000
1,408	-64128	0580	002600	00000101 10000000
1,472	-64064	05C0	002700	00000101 11000000
1,536	-64000	0600	003000	00000110 00000000
1,600	-63936	0640	003100	00000110 01000000
1,664	-63872	0680	003200	00000110 10000000
1,728	-63808	06C0	003300	00000110 11000000
1,792	-63744	0700	003400	00000111 00000000
1,856	-63680	0740	003500	00000111 01000000
1,920	-63616	0780	003600	00000111 10000000
1,984	-63552	07C0	003700	00000111 11000000
2,048	-63488	0800	004000	00001000 00000000

Dec	Neg	Hex	Oct	Binary
0	0	0000	000000	00000000 00000000
2,048	-63488	0800	004000	00001000 00000000
4,096	-61440	1000	010000	00010000 00000000
6,144	-59392	1800	014000	00011000 00000000
8,192	-57344	2000	020000	00100000 00000000
10,240	-55296	2800	024000	00101000 00000000
12,288	-53248	3000	030000	00110000 00000000
14,336	-51200	3800	034000	00111000 00000000
16,384	-49152	4000	040000	01000000 00000000
18,432	-47104	4800	044000	01001000 00000000
20,480	-45056	5000	050000	01010000 00000000
22,528	-43008	5800	054000	01011000 00000000
24,576	-40960	6000	060000	01100000 00000000
26,624	-38912	6800	064000	01101000 00000000
28,672	-36864	7000	070000	01110000 00000000
30,720	-34816	7800	074000	01111000 00000000
32,768	-32768	8000	100000	10000000 00000000
34,816	-30720	8800	104000	10001000 00000000
36,864	-28672	9000	110000	10010000 00000000
38,912	-26624	9800	114000	10011000 00000000
40,960	-24576	A000	120000	10100000 00000000
43,008	-22528	A800	124000	10101000 00000000
45,056	-20480	B000	130000	10110000 00000000
47,104	-18432	B800	134000	10111000 00000000
49,152	-16384	C000	140000	11000000 00000000
51,200	-14336	C800	144000	11001000 00000000
53,248	-12288	D000	150000	11010000 00000000
55,296	-10240	D800	154000	11011000 00000000
57,344	-8192	E000	160000	11100000 00000000
59,392	-6144	E800	164000	11101000 00000000
61,440	-4096	F000	170000	11110000 00000000
63,488	-2048	F800	174000	11111000 00000000
65,535	-1	FFFF	177777	11111111 11111111

16,777,215	FFFFFF	7777777	24 Bit
4,294,967,295	FFFFFFF	3.7778E+10	32 Bit

#### **Colors & Resolutions**

Screen	Bytes	Hex	Size (K)
256x192 256 color	49,152	C000	48K
256x192 16 color	24,576	6000	24K
256x192 8 color	18,432	4800	18K
256x192 4 color	12,288	3000	12K
256x192 2 color	6.144	1800	6K

Screen	Bytes	Hex	Size (K)
320x200 256 color	64,000	FA00	64K
320x200 16 color	32,000	7D00	32K
320x200 8 color	24,000	5DC0	24K
320x200 4 color	16,000	3E80	16K
320x200 2 color	8,000	1F40	8K

Screen	Bytes	Hex	Size (K)
32x32 Word Tiles	2,048	0800	2K
32x24 Word Tiles	1,536	0600	1.5K
32x32 Byte Tiles	1,024	0400	1K
32x24 Byte Tiles	768	0300	0.7K

Tile/Sprite	Bytes	Hex
	bytes	
8x8 2 color	8	08
8x8 4 color	16	10
8x8 8 color	24	18
8x8 16 color	32	20
8x8 256 color	64	40
16x16 2 color	32	20
16x16 4 color	64	40
16x16 8 color	96	60
16x16 16 color	128	80
16x16 256 color	256	100

#### Common Color combinations

Lilac Sky Blue Purple

Color	-RGB	
Red	-F00	
Green	-0F0	
Blue	-00F	
	·	
Cyan	-FF0	
Magenta	-F0F	
Yellow	-FF0	
Black	-000	
Grey	-888	
White	-FFF	
Orange	-F80	
Pink	-F88	

-88F -08F -80F Systems such as the ZX Spectrum, Camputers Lynx Fujitsu FM-7 and Sinclair QL use a palette based on Combinations of 3 primary color channel bitplanes:

Color	Number	-GRB	
Black	0	-000	
Blue	1	-001	
Red	2	-010	
Magenta	3	-011	
Green	4	-100	
Cyan	5	-101	
Yellow	6	-110	
White	7	-111	

#### Trigonometry

Deg	Rac	lians	SIN	cos	TAN
0	0	0.000	0.000	1.000	0.000
15		0.262	0.259	0.966	0.268
30	π/6	0.524	0.500	0.866	0.577
45	π/4	0.785	0.707	0.707	1.000
60	π/3	1.047	0.866	0.500	1.732
75		1.309	0.966	0.259	3.732
90	π/2	1.571	1.000	0.000	###
105		1.833	0.966	-0.259	-3.732
120	2π/3	2.094	0.866	-0.500	-1.732
135	3π/4	2.356	0.707	-0.707	-1.000
150	5π/6	2.618	0.500	-0.866	-0.577
165		2.880	0.259	-0.966	-0.268
180	π	3.142	0.000	-1.000	0.000
195		3.403	-0.259	-0.966	0.268
210		3.665	-0.500	-0.866	0.577
225		3.927	-0.707	-0.707	1.000
240		4.189	-0.866	-0.500	1.732
255		4.451	-0.966	-0.259	3.732
270	3π/2	4.712	-1.000	0.000	###
285		4.974	-0.966	0.259	-3.732
300		5.236	-0.866	0.500	-1.732
315		5.498	-0.707	0.707	-1.000
330		5.760	-0.500	0.866	-0.577
345		6.021	-0.259	0.966	-0.268
360	2π	6.283	0.000	1.000	0.000
375		6.5450	0.2588	0.9659	0.2679
390		6.8068	0.5000	0.8660	0.5774

Value	ASIN	ACOS	ATAN	CSC	SEC	COT
0.000	0.000	1.571	0.000	#NUM!	1.000	#NUM!
0.259	0.262	1.309	0.253	3.864	1.035	3.732
0.500	0.524	1.047	0.464	2.000	1.155	1.732
0.707	0.785	0.785	0.615	1.414	1.414	1.000
0.866	1.047	0.524	0.714	1.155	2.000	0.577
0.966	1.309	0.262	0.768	1.035	3.864	0.268
1.000	1.571	0.000	0.785	1.000	###	0.000
0.966	1.309	0.262	0.768	1.035	-3.864	-0.268
0.866	1.047	0.524	0.714	1.155	-2.000	-0.577
0.707	0.785	0.785	0.615	1.414	-1.414	-1.000
0.500	0.524	1.047	0.464	2.000	-1.155	-1.732
0.259	0.262	1.309	0.253	3.864	-1.035	-3.732
0.000	0.000	1.571	0.000	###	-1.000	###
-0.259	-0.262	1.833	-0.253	-3.864	-1.035	3.732
-0.500	-0.524	2.094	-0.464	-2.000	-1.155	1.732
-0.707	-0.785	2.356	-0.615	-1.414	-1.414	1.000
-0.866	-1.047	2.618	-0.714	-1.155	-2.000	0.577
-0.966	-1.309	2.880	-0.768	-1.035	-3.864	0.268
-1.000	-1.571	3.142	-0.785	-1.000	###	0.000
-0.966	-1.309	2.880	-0.768	-1.035	3.864	-0.268
-0.866	-1.047	2.618	-0.714	-1.155	2.000	-0.577
-0.707	-0.785	2.356	-0.615	-1.414	1.414	-1.000
-0.500	-0.524	2.094	-0.464	-2.000	1.155	-1.732
-0.259	-0.262	1.833	-0.253	-3.864	1.035	-3.732
0.000	0.000	1.571	0.000	###	1.000	###
0.2588	0.2618	1.3090	0.2533			


9 Rad 0 11 21 32 43 53	Sin 0 33 64 90
0 11 21 32 43	0 33 64 90 110
11 21 32 43	33 64 90 110
21 32 43	64 90 110
32 43	90 110
43	110
ეა	123
64	107
	127
75	123
85	110
96	90
107	64
117	33
128	0
139	-33
149	-64
160	-90
171	-110
181	-123
192	-127
203	-123
213	-110
224	-90
235	
245	
256	0

Cos (X) = Sin (  $X + 90^{\circ}$ ) Sin (X) = Cos (  $X - 90^{\circ}$ )

Csc(X) = 1/Sin(X)Sec(X) = 1/Cos(X) **Cot** (X) = 1/Tan (X) **Cot** (X) = Cos (X) / Sin (X)

 $0.5000 \quad 0.5236 \quad 1.0472 \quad 0.4636$ 

degrees = radians × 180° /  $\pi$  radians = degrees ×  $\pi$  / 180° 90 Degrees =  $\pi/2$  rad



Small Angle Approximations							
<b>Sin a</b> ~= a							
Cos a ~= 1 - (a * a) / 2 ~= 1							
<b>Tan a ~=</b> a							

Trigonometry  $Sin(\alpha) = Opposite / Hypotenuse$ Trigonometry  $Cos(\alpha) = Adjacent / Hypotenuse$ Trigonometry  $Tan(\alpha) = Opposite / Adjacent$ Trigonometry  $Csc(\alpha) = Hypotenuse / Opposite$ Trigonometry  $Sec(\alpha) = Hypotenuse / Adjacent$ Trigonometry  $Cot(\alpha) = Adjacent / Opposite$ 

180 Rule  $90 + \alpha + \beta = 180^{\circ}$ Pythagoras  $H^2 = A^2 + O^2$ 

	Adj =	Opp =	Hyp =	$\alpha =$
Trigonometry	Cos ( a ) * H	Sin (α) * <b>H</b>	Ο / Sin ( α )	ATan ( <b>O</b> / <b>A</b> )
Trigonometry	Ο / Tan ( <u>α</u> )	Tan ( <b>α</b> ) <b>* A</b>	A / Cos (α)	ACos (A/H)
Trigonometry				ASin ( 0 / H )
Pythagoras	$\sqrt{(H^2 - O^2)}$	$\sqrt{(\mathbf{H^2} - \mathbf{A}^2)}$	$\sqrt{(A^2 + O^2)}$	
180 Rule				180 - ( 90 + <i>\beta</i> )

A Rows Must = B Cols  A B C D E G H I J J A A B C Cos a  K L KA-LF KB-LG KC-LH KD-LJ KE-LJ B C B C C C C S A B C C C C S A B C C C C S A B C C C C S A B C C C C S A B C C C C C C C C C C C C C C C C C C				OTAL	000				A OTA I	4000	A=431	000	050	007	11 B 1 115VO
16															HexRad HEXSin
30 m6   0.6236   0.5000   0.8800   0.5774   0.5000   0.6226   0.4712   0.4808   2.2000   1.1647   1.7321   0.6000   0.6200   0	_	_													
## max	$\overline{}$														1
60 m/3   1,0472   0.8860   0.5900   17321   17341   2.0000   0.5974   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   1.0000   2.2816   2.0816   2.															
Tell   1,3050   0,9659   0,2588   3,7321   1,000   0,000   amil   0,0000   mail   0,0000	-														
96   m/2   1.5768   1.0000   0.0000   mmr   1.0000   1.5768   0.0000   0.7584   1.0000   1.															
108	75		1.3090	0.9659	0.2588	3.7321		0.9659	1.3090	0.2618	0.7681	1.0353	3.8637	0.2679	53 123
120   2713   2.0944   0.3860   0.3000   1.7721   0.5860   0.7171   1.1547   2.0000   0.5774   1.1567   0.7771   1.0000   0.7771   0.7761   0.0000   0.7774   0.5000   0.5266   0.6151   1.4142	90	π/2	1.5708	1.0000	0.0000	###		1.0000	1.5708	0.0000	0.7854	1.0000	###	0.0000	64 127
138   3314   2.3562   0.7071   0.7071   0.7084   0.758	105		1.8326	0.9659	-0.2588	-3.7321		0.9659	1.3090	0.2618	0.7681	1.0353	-3.8637	-0.2679	75 123
138   3714   2.3882   0.7071   0.707	120	2π/3	2.0944	0.8660	-0.5000	-1.7321		0.8660	1.0472	0.5236	0.7137	1.1547	-2.0000	-0.5774	85 110
168   2-6   2-6   168   0.0000   0.0	135	3π/4	2.3562	0.7071	-0.7071						0.6155	1.4142	-1.4142	-1.0000	
168										1.0472	0.4636	2.0000	-1.1547	-1.7321	107 64
1880    π															117 33
195															
210   3.5682   -0.5000   0.5674   228   238   0.9944   0.4336   2.0000   -1.1547   1.7321   228   4.1888   0.8890   0.5000   1.7321   -0.8890   1.0771   0.7561   2.3850   0.7137   1.1547   2.2000   0.5774   2791   2791   2791   2791   2.0000   0.5774   2.0000   0.0000															
225   3.9270   -0.7071   0.7071   0.0000     240   4.1888   -0.8680   -0.5000   -1.7321     255   4.4500   -0.9690   -0.2888   3.7321     270   3712   4.7124   -1.0000   0.0000   4mm     270   3712   4.7124   -1.0000   0.0000   4mm     285   4.9742   -0.9690   -0.2888   3.7321     3.900   5.2980   -0.8680   0.5000   -1.7321   -0.9690   -1.0000   -0.0000     316   5.4978   -0.7071   0.7071   0.7071   -0.7000     316   5.4978   -0.7071   0.7071   0.7071   -0.7000     316   5.4987   0.7071   0.7071   0.0000     317   3445   0.0214   0.2898   0.9698   0.2898   0.2072     346   0.0214   0.2898   0.9698   0.2880   0.0000   -0.0000     317   3445   0.0214   0.2898   0.9698   0.2072     346   0.0214   0.2898   0.9698   0.2081   0.0000   0.0000   0.0000   0.0000     375   0.4980   0.2881   0.0000   1.0000   0.00000   0.0000   0.00000   0.0000   0.0000   0.00000   0.00000   0.000															149 -64
240															
285															
270   3m/2   4.7124   1.0000   0.0000   statil   1.00000   2888   3.7321   300   5.2380   0.3869   0.2888   3.7321   0.0869   1.0380   3.7321   0.0860   0.7774   3.751   1.0000   3.300   5.2380   0.3860   0.5000   0.8600   0.5774   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0536   2.0884   0.0000   0.0536   1.0472   0.0000   0.0536   0.0860   0.0774   0.0000   0.0536   0.0860   0.0536   0.0860   0.0774   0.0500   0.0536   0.0860   0.0000   0.0536   0.0860   0.0860   0.0536   0.0860   0.0536   0.0860   0.	$\overline{}$														1
285															
300	$\overline{}$														
315															
340   5.7506   0.5000   0.8600   0.5774   0.2581   0.9590   0.2799   0.2799   0.2581   0.9590   0.258	$\overline{}$														213 -110
346															
Section   Sect	$\overline{}$														235 -64
Matrix   A Matrix   B   Matrix   B   Matrix   B   Must   B   Cos   Cos   A   B   Cos   Cos   A   B   Cos   Cos   A   B   Cos   Co															245 -33
Matrix	360	2π	6.2832	-0.0000	1.0000	-0.0000		-0.0000	-0.0000	1.5708	-0.0000	###	1.0000	###	256 -0
Matrix	375		6.5450	0.2588	0.9659	0.2679		0.2588	0.2618	1.3090	0.2533				
Matrix   Matrix   B						0.5774									
A Rows Must = B Cols  A B C D E F G H I J A B C Cos a  Must Be Same Size  Cos a  Must Be Same Size  A B C Cos a  A B C C							Matrix B					ixA + Mat	rixB		Small Angle Approximations
Second					Δ	R		D	F	)					Sin a ~= a
Name	/\ I\UW	o must –	D 0013												Cos a ~= 1 - (a * a) / 2 ~= 1
Mark			17		-										
Second		4													<b>Tan a</b> ~= a
Second		.ž	М		MA+NF	MB+NG	MC+NH	MD+NI	ME+NJ		G		I		
Second		lat	0	Р	OA+PF	OB+PG	OC+PH	OD+PI	OE+PJ			+			Cos(X) = Sin(X+ 90degrees)
No   No   No   No   No   No   No   No		2	Q	R	QA+RF	QB+RG	QC+RH	QD+RI	QE+RJ		J	K	L		degrees = radians × 180° / π
No   No   No   No   No   No   No   No	-									J	М	N	0		radians = degrees × π / 180°
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Y	٧	7	w									radiano dogreso in / 100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	e	V	_	<u> </u>				V = Aoroo	•				IX		CSC = 4/SIN (A)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	pac								5		A . I		0.1		` '
W   0   0   0   1   W = Transformation   G+P   H+Q   I+R			-												SEC = 1/COS (A)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	8														COT = 1/TAN (A)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		W	0	0	0	1		W = Trans	sformation		G+P	H+Q	I+R		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$															
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Х	Υ	Z			Х	Υ	Z			Х	Υ	Z
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ate Tuc	X	1	0	0	, in aft	X	cos (A)	0	-sin (A)	ate	Χ	cos (A)	sin (A)	0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<b>^</b> ig &	Υ	0	cos (A)	sin (A)	<u>ک</u> ق کِر	Υ	0	1	0	Sot I Tol	Υ	-sin (A)	cos (A)	0
$ \begin{array}{c} X2 = X \\ Y2 = Y \\ xos (A) - Z \\ xin (A) \\ Y2 = Y \\ xin (A) + Z \\ xos (A) \\ Y2 = Y \\ xin (A) + Z \\ xos (A) \\ Y2 = Y \\ xin (A) + Z \\ xos (A) \\ Y2 = Y \\ xin (A) + Z \\ xos (A) \\ Y2 = Y \\ xin (A) + Z \\ xos (A) \\ Y2 = X \\ xin (A) + Z \\ xos (A) \\ Y2 = X \\ xin (A) + Z \\ xos (A) \\ Y2 = X \\ xin (A) + Z \\ xos (A) \\ Y2 = X \\ xin (A) + Z \\ xos (A) \\ Y2 = X \\ xin (A) + Z \\ xos (A) - Z \\ xin (A) + Z \\ xin (A) + Z \\ xin (A) + Z \\ xos (A) - Z \\ xin (A) + $	ш ю	Z	0			ш (0	Z	sin (A)	0	cos (A)	ш (б	Z	0	0	1 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				- ( /	( )			` ′		_ ` ,					Δ)
Trigonometry Trig			(A)	7 st =:= (A	\			311 (71) - 7	( . 003 (/	<b>'</b>					
Trigonometry Trig								(4)	V /A	,			Siri (A) + 1	T COS (F	4)
Trigonometry $Cot(\alpha) = Adjacent / Opposite$ Adjacent	4	2 = Y *	sin (A) + 2	2 * cos (A	)		ZZ = Z *	cos (A) -	X * sin (A	)		ZZ = Z			
Trigonometry $Cot(\alpha') = Adjacent / Opposite$ Adjacent  Adjacent  Adj = Opp = Hyp = $\alpha = Cos(\alpha) * H Sin(\alpha) * H O / Sin(\alpha) ATan(O / A)$ Trigonometry Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H)$ Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H) ASin(O / H) ASin(O / H) Bogrees = rad × 180 / m Radians = deg × \pi / 180  Cos(\alpha) * C$	d)	<b>1</b> / <sub>0</sub> \	. <i>K</i> i					<b>.</b>	2						
Trigonometry $Cot(\alpha') = Adjacent / Opposite$ Adjacent  Adjacent  Adj = Opp = Hyp = $\alpha = Cos(\alpha) * H Sin(\alpha) * H O / Sin(\alpha) ATan(O / A)$ Trigonometry Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H)$ Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H) ASin(O / H) ASin(O / H) Bogrees = rad × 180 / m Radians = deg × \pi / 180  Cos(\alpha) * C$		<b>l</b> b .	VD-			•	•	,				180 Rule		$90 + \alpha +$	+ <b>β</b> = 180°
Trigonometry $Cot(\alpha') = Adjacent / Opposite$ Adjacent  Adjacent  Adj = Opp = Hyp = $\alpha = Cos(\alpha) * H Sin(\alpha) * H O / Sin(\alpha) ATan(O / A)$ Trigonometry Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H)$ Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H) ASin(O / H) ASin(O / H) Bogrees = rad × 180 / m Radians = deg × \pi / 180  Cos(\alpha) * C$	S	l	100	la.		_	-								
Trigonometry $Cot(\alpha') = Adjacent / Opposite$ Adjacent  Adjacent  Adj = Opp = Hyp = $\alpha = Cos(\alpha) * H Sin(\alpha) * H O / Sin(\alpha) ATan(O / A)$ Trigonometry Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H)$ Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H) ASin(O / H) ASin(O / H) Bogrees = rad × 180 / m Radians = deg × \pi / 180  Cos(\alpha) * C$	Ö	l		Shir.		_	-					Pythagora	as	$H^x = A^2 +$	$O^2$
Trigonometry $Cot(\alpha') = Adjacent / Opposite$ Adjacent  Adjacent  Adj = Opp = Hyp = $\alpha = Cos(\alpha) * H Sin(\alpha) * H O / Sin(\alpha) ATan(O / A)$ Trigonometry Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H)$ Trigonometry Pythagoras 180 Rule $Cos(\alpha) * H Sin(\alpha) * A A A / Cos(\alpha) ACos(A / H) ASin(O / H) ASin(O / H) ASin(O / H) Bogrees = rad × 180 / m Radians = deg × \pi / 180  Cos(\alpha) * C$	$\stackrel{\smile}{\bowtie}$	1		30	9	_	-								
Adjacent  Adj = Opp = Hyp = $\alpha$ = Cos $(\alpha)$ * H Sin $(\alpha)$ * H O / Sin $(\alpha)$ ATan $(0 / A)$ Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\simeq$	1 90	O			Trigon	ometry	Sec ( a)	= Hypoten	iuse / Adj					
Adj = Opp = Hyp = $\alpha$ = Cos $(\alpha) * H$ Sin $(\alpha) * H$ O / Sin $(\alpha)$ ATan (O / A)  Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	O	h		α		Trigon	ometry	Cot ( ( ( ( ) :	= Adjacem	t / Oppos	ite	Sin(X) = 0	Cos ( X - 9	90°)	
Trigonometry Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_										Csc (X) =	1/Sin (X)		
Trigonometry Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Adiace	ent								Sec (X) =	1/Cos (X)		
Trigonometry Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_	,									<b>Cot</b> (X) =	1/Tan (X)		
Trigonometry Trigonometry Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Ad	j =	Op	p =	Hv	p =	α	=			. ,	Sin (X)	
Trigonometry Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Trigono	ometrv						•					` '	` '	
Trigonometry Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	-	-									90 Deare	es = π/2 ra	ad	
Pythagoras 180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	-	_ , ,,	/	(			/				. 3. 5			
180 Rule $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	-	√( H²	- O² )	√( H²	- A <sup>2</sup> )	<b>√</b> ( A	² + ()²)		,		Degrees :	= rad × 18	0 / π	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			, , ,	- /	, , , , ,	/	, , ,	- /	180 - (	90 + <i>R</i> )	1	-			
$ \begin{array}{c} X \\ Y \\ Z \\ \hline \\ X \\ X$							1			· <u>~</u> /	ı		9		
$ \begin{array}{c} X \\ Y \\ Z \\ \hline \\ X \\ X$				X F	Roll α			Y_P	tch_8			Z Y	aw Y		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Υ					CUS(12)*			)*cne(rv)	CU6(L2)*0			7)*sin/rv\	1
$x2 = x1* (cosz*cosy) + y1* (sinz*cosy) - z1* siny$ $y2 = x1* (cosz*siny*sinx-sinz*cosx) + y1* (sinz*siny*sinx+cosz*cosx) + z1* (cosy*sinx)$ $z2 = x1* (cosz*siny*cosx+sinz*sinx) + y1* (sinz*siny*cosx-cosz*sinx) + z1* (cosy*cosx)$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ag ₹														
x2 = x1* (cosz*cosy) + y1* (sinz*cosy) - z1* siny y2 = x1* (cosz*siny*sinx-sinz*cosx) + y1* (sinz*siny*sinx+cosz*cosx) + z1* (cosy*sinx) z2 = x1* (cosz*siny*cosx+sinz*sinx) + y1* (sinz*siny*cosx-cosz*sinx) + z1* (cosy*cosx)   X Y Z X Y Z X Y Z Sources:	ota our						Siri(12) S			-, cos(IX)	Siri(12) SI			-/ SIII(IX)	
$x2 = x1* (cosz*cosy) + y1* (sinz*cosy) - z1* siny$ $y2 = x1* (cosz*siny*sinx-sinz*cosx) + y1* (sinz*siny*sinx+cosz*cosx) + z1* (cosy*sinx)$ $z2 = x1* (cosz*siny*cosx+sinz*sinx) + y1* (sinz*siny*cosx-cosz*sinx) + z1* (cosy*cosx)$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ğğ×	Z					\		SII1(TX)			cos(ry) *	COS(FX)		_
z2 = x1* (cosz*siny*cosx+sinz*sinx) + y1* (sinz*siny*cosx-cosz*sinx) + z1* (cosy*cosx)  X Y Z Sources: X 1										,		,			
X Y Z X Y Z Sources: X 1 Q 0 X 1 Q 0 bttps://graphic/page/dc/mablic/torons/			-	-			-	-			-				
X 1 G 0			z2 = x1*	(cosz*siny	/*cosx+sir	nz*sinx) +	y1* (sinz	*siny*cos	x-cosz*si	nx) + z1*	(cosy*cos	(x)			
X 1 G 0															
X 1 a 0			Х	Υ	Z				Х	Υ	Z		Sources:		
		Χ		α				Χ	1	α				a/details/Amina	3dGraphicProgrammingInBasic
$\equiv \frac{\pi}{2}$ $\stackrel{\circ}{O}$ $$	Small Angle Approx						Minsky Circle		-α	I					
Supplies Table 1	ms Ing ppr						ii Si	-		1					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ω <b>∢</b> ₹ ,			Р	-		≥ ∪						πιτρs://archive.or	g/details/3d-mai	th-primer-for-graphics-and-game-development-2e

 $Z = -\alpha\beta \qquad \beta \qquad 1$   $X = X + \alpha * (Y - \alpha * X)$   $Y = Y - \alpha * X - \beta * Z$   $Z = Z + \beta * (Y - \alpha * X - \beta * Z)$ 

https://github.com/kieranhj/elite-beebasm

https://en.wikipedia.org/wiki/Rotation\_matrix

https://en.wikipedia.org/wiki/Small-angle\_approximation