

Micro Computer And Logic Design
Past papers.

2007/2008.

Q1: (a) $S_1 \quad S_2 \quad S_3 \quad S_4$ Output.

0 0 0 0 0

0 0 0 1 0

0 0 1 0 0

0 0 1 1 1

0 1 0 0 1

0 1 0 1 1

0 1 1 0 0

0 1 1 1 1

1 0 0 0 0

1 0 0 1 0

1 0 1 0 1

1 0 1 1 1

1 1 0 0 1

1 1 0 1 1

1 1 1 0 0

1 1 1 1 1


RICHARD

(b)


| S_1, S_2 | S_3, S_4 | 00 | 01 | 11 | 10 |
|------------|------------|----|----|----|----|
| No..... | 00 | 0 | 0 | 1 | 0 |
| No..... | 01 | 1 | 1 | 1 | 1 |
| No..... | 11 | 1 | 1 | 1 | 1 |
| No..... | 10 | 0 | 0 | 1 | 1 |

$$S_2 + S_3 S_4 + S_1 S_3$$


Digital circuit :




(c) (i) NAND gates only.



(c) (ii) NAND gates only



(ii) NOR gates only.



(d) Using NAND gates only circuit;

$$\text{Time delay} = 8 \text{ ns} \times 4 = 32 \text{ ns.}$$

NOR gates only circuit;

$$\text{Time delay} = 12 \text{ ns} \times 8 = 96 \text{ ns}$$

So; NAND gate delay < NOR gate Delay.

∴ NAND gate implementation is faster than NOR gate implementation.

$$12 \text{ ns} \times 8 = 96 \text{ ns} //$$

$$\begin{aligned} & A + AB \\ & = A(1+B) \\ & = A \times B \end{aligned}$$

(e) Distributive Law;

$$* A(B+C) = (A \cdot B) + (A \cdot C)$$

$$A+AB = A(1+B)$$

Identity Law;

$$A \cdot 1 = A$$

$$A+AB = A \cdot 1$$

Absorption Law;

$$A+AB = A$$

Expression 1: $A+AB = A$.

Expression 2: $A+B$.

Since $A+AB = A$, and $A+B$ is also A . we can conclude that $A+AB$ is indeed equal to $A+B$.

Q2 (a) Operation of a half Adder.

A Half adder is a basic logic circuit that performs addition on two binary digits and generates two outputs.

That outputs called as Sum and Carry.

It can only handle the addition of two single bits and does not handle any carry from previous.

Because why this call half adder.

Truth Table.

Lets see how its work.

| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |


When both inputs are 1

Then there is a carry bit.

So carry get output as 1.

Logic diagram of

Half Adder.



RICHARD (b). Operation of a Full Adder.

Full adder is used for adding two binary digits along with a carry input from a previous addition.

So there are three inputs. first input bit, second input bit and Carry bit.

Outputs are Sum and Carry output.

Truth Table for Full Adder.

A B Cin Sum Carry.

0 0 0 0 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 1 0 0 1


1 1 1 1 1

If 3 inputs are 1, Then

There is one Sum and one

for Carry.

Logical Diagram of Full adder.



How Full adder construct with two - half adders?

- Use an OR gate to combine the Carry outputs from the first Half adder and the second Half adder to produce the overall Carry out of the Full adder.

Why need a Full adder.

There is no provide Carry-in from the previous circuit when adding together multiple data bits in Half adder.

Q3:

(a) Operation of XOR gate.

The XOR gate produce High(1) output if the number two inputs are not equal.

If the inputs are same, then XOR gate produce Low(0) output.

Symbol: 

| A | B | $A \oplus B$ |
|---|---|--------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

- Construct the First Half adder to generate the initial Sum and carry outputs

- Construct the Second Half adder to combine the initial Sum with carry input to produce the final Sum and carry out.

Ex 3: (b) Method 01.

$$A \oplus B = (A \cdot \bar{B}) + (\bar{A} \cdot B)$$

$$(c) \begin{array}{r} 15 \\ \times 2 \\ \hline 30 \end{array}$$

Method 01: $A = 1111$

| A | \bar{A} | B | \bar{B} | AND | NAND | OR | NOR | XOR |
|---|-----------|---|-----------|-----|------|----|-----|-----|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |

$$\text{NAND} \cdot \text{OR} = \text{XOR}$$

$$0.758_{10}$$

$$0.758 \times 2 = 0.516 - 1$$

$$0.516 \times 2 = 0.032 - 1$$

$$0.032 \times 2 = 0.064 - 0$$

$$\therefore 0.758_{10} = 1111 \cdot 110_2$$

?o Method 01.


$$A \oplus B = \overline{AB} \cdot (\overline{A} + B) \quad (\text{De Morgan})$$

$$= (\overline{A} + \overline{B}) \cdot (A + B)$$

(d) + point out to point about

44-57

Circuit:



$$44 \rightarrow 00101100$$

$$-57 \rightarrow 00111001$$


$$11000110$$

$$\begin{array}{r}
 \text{+ point out to point about} \\
 \hline
 11000111 \\
 + RICH \\
 \hline
 11100110
 \end{array}$$

Method 02.

$$(\overline{A} \cdot B) + (\overline{A} \cdot \bar{B}) = A \oplus B.$$

Circuit:



Date...../...../.....

No.....

$$00101100$$

$$+ 11000111$$

$$\hline 11100111$$

Q5:- (a) Explain the Operation of a JK-flip-flop.

| J | K | CLK | Q | |
|---|---|-----|----------------|-----------|
| 0 | 0 | ↑ | Q ₀ | No change |
| 0 | 1 | ↑ | 1 | Reset |
| 1 | 0 | ↑ | 0 | Set |
| 1 | 1 | ↑ | Q ₀ | Toggles |

J, K both inputs low then there are no changes.

J, K both inputs high then toggle from one state to other.

J, K are different inputs then the output Q takes the value of J at the next clock edge. (Set / Reset)

Q6: (a). ?
(b). ?

(c). Difference between Combinational and Sequential

Combinational Logic circuit
outputs are determined from present inputs.

Sequential Logic circuit
outputs are determined from both present and past inputs.

- Faster and better than Sequential.
- Slower and Low performances

- Inter connection of logic gates
- Inter connection of flip-flops.

- don't have memory storage
- It has storage element in addition to logic gates and outputs

Difference between JK flipflop & SR flip-flop.

(d)

RICHARD


| JK | SR |
|---|--|
| Inputs: J, K, Clock | Inputs: S (set), R (Reset), Clock. |
| Date...../...../..... Richard | Date...../...../..... Richard |
| Can be used for; toggling, setting or resetting | Can be used for; setting and resetting |
| doesn't have an invalid state. | has invalid state. |

$$S \oplus A = (A \cdot \bar{A}) + (A \cdot A)$$

No:.....

Date...../...../.....
Richard

$$S \oplus A$$




Q5 (b) ?

2018/2019

i. Truth Table

| a | b | c | \bar{b} | \bar{c} | $(a+b)\cdot(a+c)$ |
|---|---|---|-----------|-----------|-------------------|
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 |

(iii)




(iv)

| a | b | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|
| 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |

$$\bar{b}\bar{c} + a$$

(v)



c) ii) $\overline{a \cdot b} \cdot (\overline{a \cdot b}) \cdot (\overline{a \cdot c})$

$$= \overline{(\overline{a} \cdot b)} \cdot (\overline{a} \cdot c)$$

$$= (\overline{\overline{a}} + \overline{b}) \cdot (\overline{a} + \overline{c})$$

$$= ((a+b) \cdot (a+c))$$

$$= (a+b) \cdot (a+c)$$

$$= \overline{(a+b) \cdot (a+c)}$$

02. a. i. A circuit is a closed path or loop through which electric current can flow. ~~#~~

a. f.

ii. Transistors.

Diodes.

Op-Amps.

Integrated Circuits

Resistors

Capacitors

Connectors.


Transformers

Active.

Passive.

02. Synchronous Circuits

The inputs are pulses with certain restrictions on pulse width and circuit propagation delay - use same clock pulse.



ii.


b. i. There

Two Types of Sequential Circuits.

There are two types of sequential Circuits.

01. Asynchronous Circuits.

The circuit is considered to be asynchronous if it does not employ a periodic clock signal to synchronize its internal changes of state.



ii. The draw back of the SR flip flop, namely the race condition, is overcome by using the D-flip flop, which has a single data input

and updates its output only on clock transitions.

They ensure more predictable and synchronized behavior in sequential circuits.

No:.....

Date...../...../.....

iii. Memory States of SR flip flop by providing Examples.


SR flip flop has three inputs. They are S, R and clock. This flip flop made with Nand gates. So lets see how the truth table ...

2016/2017.

| R | C | x | y | Q | \bar{Q} |
|---|---|---|---|---|-----------|
| 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 |

If $x = y$ got Output=1

Then it is a memory state.



01) a) Positive Logic System

In a positive logic system, logical operations are based on the assumption that high voltage levels or logical '1' values represent true/active conditions, low voltage level or logical '0' represent false/inactive condition.

Negative Logic System.

Low voltage levels or logical '0' values represent true or active conditions, while high voltage levels or logical '1' values represent false or inactive conditions.

03. a. Microprocessor.

The processor and control unit part of the single-chip computer.

Three types of information microprocessor can carry

- Data
- Instructions.
- Control Signals.


b. Six types of instructions which can be supported by 8086 architecture.

- Data transfer Instructions
- Arithmetic Instructions
- Logical Instructions
- Control transfer Instructions
- Comparison Instructions
- String Instructions.

RICHARD


$$\begin{aligned}
 b) \quad & xy + x(wz + wz') \\
 & = xy + x(w(z+z')) \\
 & = xy + x(w \cdot 1) \\
 & = xy + xw \\
 & = x(y+w)
 \end{aligned}$$

c). original.



Q. a. Simplify

$$x(y+w)$$





* d. $F = xy + x'z$

$$= (x+y)(x'+z)$$

Q. a. What is sequential circuit?

Sequential circuits are combination of combinational circuit and memory. It depends on the present input as well as past output.

b. D-Flip Flop.



4. b. Differentiate a

register and a counter.

Register

- Use for data storage and manipulation

Counter

- Use to keep track of events or sequences by counting and generating output patterns.
- Consists of a group of flip-flops
- based on clock pulses or other input signals

2016

Part - A

1. a. State the DeMorgan's theorem

The complement of the product of two or more variables is equal to the sum of their individual complements.

$$\text{No: } \overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}$$

The complement of the sum of two or more variables is equal to the product of their individual complements.

$$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$


b. i. $AB + A(B+C) + B(B+C)$

$$AB + A(B+C) + B + BC$$

$$AB + AB + AC + BC + BC$$

Simplyfy

$$x(y+w)$$





*. d. $F = xy + x'z$
 $= (x+y)(x'+z)$

2. a. What is Sequential Circuits?

Sequential circuits are combination of combinational circuit and memory. It depends on the present input as well as past output.

b. D - Flip Flop.



4. b. Differentiate a register and a counter.

Register

- Use for data storage and manipulation

Counter

- Use to keep track of events or sequences by counting and generating output patterns.
- consists of a group of flip-flops
- based on clock pulses or other input signals

2016

Part - A

1. a. State the DeMorgan's theorem

The complement of the product of two or more variables is equal to the sum of their individual complements.

$$\text{No. } \overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}$$

The complement of the sum of two or more variables is equal to the product of their individual complements.

$$\overline{A + B + C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

b. i. $AB + A(B+C) + B(B+C)$

$$AB + AB + AC + BB + BC$$

$$AB + AC + BC$$

$$AB + B + AC + BC$$

~~$$BC + A + C + CA + CB = AB + B$$~~

$$AB + B + C$$

~~$$B + C$$~~

$$\text{ii. } \underbrace{A + AB + A\bar{B}C}_{A + A\bar{B}C}$$

$$A + A\bar{B}C$$

$$A(\bar{B}C + 1)$$

$$A \times 1$$

$$\underline{A}$$

(for now consider)

$$\text{iii. } A + (A + \bar{C})(A + B)$$

$$A + AA + AB + \bar{C}A + \bar{C}B$$

$$A + A + AB + \bar{C}A + \bar{C}B$$

$$A + AB + \bar{C}A + \bar{C}B$$

$$\cdot A + A + \bar{C}A + \bar{C}B$$

$$A + \bar{C}A + \bar{C}B$$

$$A(1 + \bar{C}) + \bar{C}B$$

$$A + \bar{C}B$$

$$\text{(iv) } \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC.$$

| | AB | C | 00 | 01 | 11 | 10 |
|---|----|---|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 |

$$= BC + AB + AC$$

(d) $A \quad B \quad$ output

0 0 0 1 0 0 0

0 1 1 1 1 0 0

1 0 0 1 0 1 1

1 1 1 0 0 0 1

or or or

0 1 1 1 0 0 0

0 0 1 1 0 0 0

1 1 1 1 1 0 1

(d) $A\bar{B}\bar{A}NOR$ or \bar{XOR}

$$\text{c. i. } \bar{A}B + A\bar{B}$$

| | A | B | 0 | 1 |
|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 |

No:.....

Date...../...../.....

A \bar{A} B \bar{B} AND NAND OR NOR XOR


RICHARD

| | | | |
|---------|---------|---------|---------|
| 0 1 0 1 | 0 1 1 1 | 0 0 1 0 | 0 1 2 0 |
| 0 1 1 0 | 0 0 1 1 | 1 0 1 0 | 0 0 1 1 |
| 1 0 0 0 | 0 0 1 1 | 0 1 1 0 | 1 0 0 0 |
| 1 0 1 0 | 1 0 1 1 | 0 0 1 1 | 0 1 0 0 |

No:.....

$$= \underline{A}$$

So;



$$\text{ii. } \bar{A} + A\bar{B} + A.B\bar{C}$$


| | AB | C | 00 | 01 | 11 | 10 |
|---|----|---|----|----|----|----|
| 0 | 0 | 0 | 1 | 0 | b | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |

$$\underline{AC}$$

02. a. i.

IV

| S_1 | S_2 | S_3 | S_4 | R |
|-------|-------|-------|-------|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |



b. i.

Sequential

Combinational

Answer - 2007/2008
Paper


ii. • Asynchronous

• Synchronous.

c. Importance of

Synchronization.

- Data Integrity and Consistency
- Orderly collaboration
- Security and Authentication.
- Distributed Computing




No:.....

Date...../...../.....

Richard

$$S_1 + S_2 S_4 + S_3 S_4$$



Q3. a. i. Latch.

A latch is a circuit that has two stable states and can be used to store state information.

ii. Difference between active High & active-low in SR Latch.

| active-high | active-low |
|---|--|
| • Both inputs are normally tied to ground (Low) | • Both inputs are normally High. |
| • When S input is active high it sets the latch to the 'Set' state. | • When S input is active low it sets the latch to the 'Set' state. |
| • When R input is active high it resets the latch to the 'Reset' state. | • When R input is active low it reset the latch to 'Reset' state. |
| • Both inputs are high latch is undefined. | • Both inputs is active low latch is undefined. |

D Latch

- has a single data input(D) and a control input.
- Commonly used for temporary data storage and synchronization

SR Latch.

- has two inputs Set and reset.
- used for basic memory elements and simple control functions.
- edge-sensitive.
- level sensitive

b. i.

J-K flip flop

- has three inputs (set) (reset) (clock) J, K, CLK.

Clocked D flip flop

- Two inputs D (data) and CLK
- Used in applications where toggling functionality is required, such as counters, frequency dividers.
- used for simple data storage, synchronization and state storage applications.

(iii) No:.....

Date...../...../.....

No:.....


(iv) Difference between SR Latch and D Latch.



04. a. i. Ripple counters.

A ripple counter is an asynchronous counter where only the first flip-flop is clocked by an external clock.

ii. Three bit asynchronous ripple counter using J-K flip-flops.



c. i. Why we need full adder and half adder.


- While half adders can perform basic single-bit addition, they lack the ability to handle carry inputs from previous stages.
- Full adders, on the other hand, can handle both the current addition and carry inputs, ~~making~~.

Full adder using two half adders

Date.....
Richard

No.....

Steps Date.....



- 1. XY ടേഴ് AND റിഡ് എൻ XOR സ്കോൾ ചെയ്യാം.
- 2. അ. XOR റിഡ് Output 1 എൻ Cin സ്കോൾ ചെയ്യാം രണ്ട് XOR റിഡ് ചെയ്യാം.
- 3. അ XOR (X, Y എൻ റിഡ്) Output 1 എൻ Cin എൻ തന്നെ AND റിഡ് ചെയ്യാം.
- 4. അ AND റിഡ് എൻ X, Y എൻ റിഡ് AND, OR gate സ്കോൾ ചെയ്യാം.

Multiplexers

- selects one of many input lines and forwards its data to a single output line.
- multiple data inputs and one output

Demultiplexers

- takes a single input and forwards it to one of several output lines
- One input and multiple outputs

2015.

i. a. i. $10101 \cdot 101$

$$- 10101 = 1 \times 1 + 4 \times 1 + 16 \times 1 = 21$$

$$\begin{array}{r} 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ \hline \end{array} = 0.5 + 0.125 = 0.625$$

$\therefore \text{Answer} = \underline{\underline{21.625}}_{10}$

(ii) 11.375

$$\begin{array}{r} 2 | 11 \\ 2 | 5 - 1 \\ 2 | 2 - 1 \\ \hline 1 - 0 \end{array} \quad \begin{array}{l} 0.375 \times 2 = 0.750 \text{ --- } 0 \\ 0.75 \times 2 = 1.50 \text{ --- } 1 \\ 0.5 \times 2 = \underline{\underline{1}} \end{array}$$

$$= \underline{\underline{1011.011}}_2$$

b. No:

Date.....

No.....

$$(A+B)(A+B') = A$$

$$\text{Input: } (A+B)(A+B') = 01101 - 01001 \Rightarrow 01101 + (-01001)$$

$$x = 00001101$$

$$y = 00001001$$

$$= 11110110$$

$$+ 00001101$$

$$\hline 11110111$$

$$00001101$$

$$+ 11110111$$

$$\hline \times 1 00000100$$

(Answer = $1 \cdot A$) 00000100_2

568

- binary number of 5 = 0101

binary number of 6 = 0110

binary number of 8 = 1000

So BCD code of 568 = 0101 0110 1000 //

d. $9 = 1001_2$

leftmost bit = 1

$1 \text{ XOR } 0 = 1$

$0 \text{ XOR } 0 = 0$

$0 \text{ XOR } 1 = 1$

Answer = 1101 //


Q. a. i. A B \bar{A} \bar{B} | AND NAND OR NOR XOR

| | | | | | | | | |
|---|---|---|---|-------------------------|-------------------------|---|---|---|
| 0 | 0 | 1 | 1 | $\bar{A} \cdot \bar{B}$ | $\bar{A} \cdot \bar{B}$ | 0 | 1 | 0 |
|---|---|---|---|-------------------------|-------------------------|---|---|---|

| | | | | | | | | |
|---|---|---|---|-----------|-----------|---|---|---|
| 0 | 1 | 1 | 0 | \bar{A} | \bar{A} | 1 | 1 | 1 |
|---|---|---|---|-----------|-----------|---|---|---|

| | | | | | | | | |
|---|---|---|---|-------------|-------------|---|---|---|
| 1 | 0 | 0 | 1 | $A \cdot B$ | $A \cdot B$ | 1 | 0 | 1 |
|---|---|---|---|-------------|-------------|---|---|---|

| | | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
|---|---|---|---|---|---|---|---|---|

So $\bar{A} \cdot \bar{B}$ 

ii. $(\bar{A} \cdot B) \cdot (A + B)$

Date...../...../.....
Richard

No:.....

Date...../...../.....
Richard

b. i. $C + (BC)' \quad \text{by}$

$(B'+C)(C'+C) \quad \text{Distributive Law}$

$= B'+C \cdot 1 \quad \text{Complementary Law.}$

$= B'+C$

$\therefore (i) (A+C)(AD+AD') + AC+C$

$= (A+C) A(D+D') + C(A+1) \quad (\text{complementary})$

$= (A+C)(A+1) + C(A+1) \quad (\text{Union Law})$

$= (A+C)(A+1) + C \cdot 1 \quad (\text{Intersection Law})$

$\therefore (i) A + C = A + C(A+1) \quad (\text{Union})$

a. i. SR Flip-Flop, JK Flip-Flop, D Flip-Flop, T Flip-Flop

ii

Functionality of flipflops.

SR Flip-Flop - The SR flip-flop can be in one of two stable states: SET ($Q=1$) or RESET ($Q=0$)

JK Flip-Flop - The JK Flip-Flop can be in one of two stable states: SET ($Q=1$) or RESET ($Q=0$). It has the additional feature of toggling its output.


D Flip-Flop - The D-FlipFlop stores the value of the data input (D) at the clock edge.

T Flip-Flop - The T flip-flop toggles its output between its complement and it self on each clock edge when the T_{edge} input is active.

b. i.

| | A_1 | A_0 | D_3 | D_2 | D_1 | D_0 |
|-----|-------|-------|-------|-------|-------|-------|
| No: | 0 | 0 | 0 | 0 | 0 | 1 |
| | 0 | 1 | 0 | 0 | 1 | 0 |
| | 1 | 0 | 0 | 1 | 0 | 0 |
| | 1 | 1 | 1 | 0 | 0 | 0 |

$$\begin{aligned} \text{EQUATION } & D_3 = \overline{A}_1 \cdot \overline{A}_0 \\ & D_2 = A_1 \cdot \overline{A}_0 \\ & D_1 = \overline{A}_1 \cdot A_0 \\ & D_0 = A_1 \cdot A_0 \end{aligned}$$



2010

Q1) I. Combinational Circuits.

Combinational logic refers to circuits whose output is a function of the present value of the inputs only.


II. Multiplexer.

Divider.


Encoder

Adders.

III.




III.



IV. i.

Truth Table for 2-to-1 Multiplexer.



$$(A \cdot C) + (B \cdot C)$$

$$* = \overline{C}(A \cdot B) + (B \cdot C)$$

| C | A | B | X |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |


$$\text{†(ii)} \quad X = (C \cdot B) + (A \cdot C)$$

$$x = (C' \cdot B) + (C \cdot A)$$

$$x = B(C' + C) + C \cdot A$$

$$= B + CA$$

02) I. Block Diagram of Sequential Circuit.



* Latches are transparent because their output follows the input in real-time, while flip flops are not transparent as they only respond to clock edges to capture and store data.

II. Difference between Latch and Flip flop.

| Latch | Flip Flop |
|---|---|
| <ul style="list-style-type: none"> • Asynchronous, • Outputs can change as soon as the inputs do. | <ul style="list-style-type: none"> edge-triggered and only changes state when a control signal goes from high to low or low to high. |
| No:..... | RICHARD |

VI. 2007/2008 - Q5